Home
last modified time | relevance | path

Searched refs:syscfg (Results 1 – 25 of 57) sorted by relevance

123

/kernel/linux/linux-5.10/drivers/bus/
Dvexpress-config.c54 struct vexpress_syscfg *syscfg; member
161 struct vexpress_syscfg *syscfg = func->syscfg; in vexpress_syscfg_exec() local
169 command = readl(syscfg->base + SYS_CFGCTRL); in vexpress_syscfg_exec()
181 dev_dbg(syscfg->dev, "func %p, command %x, data %x\n", in vexpress_syscfg_exec()
183 writel(*data, syscfg->base + SYS_CFGDATA); in vexpress_syscfg_exec()
184 writel(0, syscfg->base + SYS_CFGSTAT); in vexpress_syscfg_exec()
185 writel(command, syscfg->base + SYS_CFGCTRL); in vexpress_syscfg_exec()
201 status = readl(syscfg->base + SYS_CFGSTAT); in vexpress_syscfg_exec()
212 *data = readl(syscfg->base + SYS_CFGDATA); in vexpress_syscfg_exec()
213 dev_dbg(syscfg->dev, "func %p, read data %x\n", func, *data); in vexpress_syscfg_exec()
[all …]
/kernel/linux/linux-5.10/drivers/phy/intel/
Dphy-intel-keembay-emmc.c43 struct regmap *syscfg; member
66 ret = regmap_update_bits(priv->syscfg, PHY_CFG_0, PWR_DOWN_MASK, in keembay_emmc_phy_power()
73 ret = regmap_update_bits(priv->syscfg, PHY_CFG_0, DLL_EN_MASK, in keembay_emmc_phy_power()
109 ret = regmap_update_bits(priv->syscfg, PHY_CFG_0, PWR_DOWN_MASK, in keembay_emmc_phy_power()
123 ret = regmap_read_poll_timeout(priv->syscfg, PHY_STAT, in keembay_emmc_phy_power()
132 ret = regmap_update_bits(priv->syscfg, PHY_CFG_2, SEL_FREQ_MASK, in keembay_emmc_phy_power()
140 ret = regmap_update_bits(priv->syscfg, PHY_CFG_0, DLL_EN_MASK, in keembay_emmc_phy_power()
173 ret = regmap_read_poll_timeout(priv->syscfg, PHY_STAT, in keembay_emmc_phy_power()
218 ret = regmap_update_bits(priv->syscfg, PHY_CFG_0, SEL_DLY_TXCLK_MASK, in keembay_emmc_phy_power_on()
226 ret = regmap_update_bits(priv->syscfg, PHY_CFG_0, OTAP_DLY_ENA_MASK, in keembay_emmc_phy_power_on()
[all …]
Dphy-intel-lgm-emmc.c47 struct regmap *syscfg; member
64 ret = regmap_update_bits(priv->syscfg, EMMC_PHYCTRL1_REG, PDB_MASK, in intel_emmc_phy_power()
88 ret = regmap_update_bits(priv->syscfg, EMMC_PHYCTRL1_REG, PDB_MASK, in intel_emmc_phy_power()
102 ret = regmap_read_poll_timeout(priv->syscfg, EMMC_PHYSTAT_REG, in intel_emmc_phy_power()
111 ret = regmap_update_bits(priv->syscfg, EMMC_PHYCTRL2_REG, FRQSEL_MASK, in intel_emmc_phy_power()
119 ret = regmap_update_bits(priv->syscfg, EMMC_PHYCTRL1_REG, ENDLL_MASK, in intel_emmc_phy_power()
140 ret = regmap_read_poll_timeout(priv->syscfg, in intel_emmc_phy_power()
193 ret = regmap_update_bits(priv->syscfg, EMMC_PHYCTRL0_REG, DR_TY_MASK, in intel_emmc_phy_power_on()
201 ret = regmap_update_bits(priv->syscfg, EMMC_PHYCTRL0_REG, OTAPDLYENA, in intel_emmc_phy_power_on()
209 ret = regmap_update_bits(priv->syscfg, EMMC_PHYCTRL0_REG, in intel_emmc_phy_power_on()
[all …]
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/interrupt-controller/
Dst,sti-irq-syscfg.txt10 "st,stih415-irq-syscfg"
11 "st,stih416-irq-syscfg"
12 "st,stih407-irq-syscfg"
13 "st,stid127-irq-syscfg"
14 - st,syscfg : Phandle to Cortex-A9 IRQ system config registers
27 irq-syscfg {
28 compatible = "st,stih416-irq-syscfg";
29 st,syscfg = <&syscfg_cpu>;
/kernel/linux/linux-5.10/arch/arm/boot/dts/
Dstih407-family.dtsi54 st,syscfg = <&syscfg_core 0x8e0>;
128 st,syscfg = <&syscfg_sbc_reg>;
150 syscfg_sbc: sbc-syscfg@9620000 {
151 compatible = "st,stih407-sbc-syscfg", "syscon";
155 syscfg_front: front-syscfg@9280000 {
156 compatible = "st,stih407-front-syscfg", "syscon";
160 syscfg_rear: rear-syscfg@9290000 {
161 compatible = "st,stih407-rear-syscfg", "syscon";
165 syscfg_flash: flash-syscfg@92a0000 {
166 compatible = "st,stih407-flash-syscfg", "syscon";
[all …]
Dstm32mp151.dtsi114 st,syscfg = <&syscfg>;
492 st,syscfg-fmp = <&syscfg 0x4 0x1>;
507 st,syscfg-fmp = <&syscfg 0x4 0x2>;
522 st,syscfg-fmp = <&syscfg 0x4 0x4>;
537 st,syscfg-fmp = <&syscfg 0x4 0x10>;
1019 st,syscfg = <&syscfg>;
1148 syscfg: syscon@50020000 { label
1149 compatible = "st,stm32mp157-syscfg", "syscon";
1414 st,syscon = <&syscfg 0x4>;
1524 st,syscfg-fmp = <&syscfg 0x4 0x8>;
[all …]
Dstih418.dtsi34 st,syscfg = <&syscfg_core 0xf8 0xf4>;
44 st,syscfg = <&syscfg_core 0xfc 0xf4>;
/kernel/linux/linux-5.10/drivers/watchdog/
Dst_lpc_wdt.c45 struct st_wdog_syscfg *syscfg; member
68 if (st_wdog->syscfg->reset_type_reg) in st_wdog_setup()
70 st_wdog->syscfg->reset_type_reg, in st_wdog_setup()
71 st_wdog->syscfg->reset_type_mask, in st_wdog_setup()
76 st_wdog->syscfg->enable_reg, in st_wdog_setup()
77 st_wdog->syscfg->enable_mask, in st_wdog_setup()
78 enable ? 0 : st_wdog->syscfg->enable_mask); in st_wdog_setup()
181 st_wdog->syscfg = (struct st_wdog_syscfg *)match->data; in st_wdog_probe()
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/power/reset/
Dst-reset.txt5 - st,syscfg: should be a phandle of the syscfg node.
10 st,syscfg = <&syscfg_sbc_reg>;
/kernel/linux/linux-5.10/drivers/cpufreq/
Dsti-cpufreq.c52 struct regmap *syscfg; member
70 ret = regmap_read(ddata.syscfg, major_offset, &socid); in sti_cpufreq_fetch_major()
242 ddata.syscfg = syscon_regmap_lookup_by_phandle(np, "st,syscfg"); in sti_cpufreq_fetch_syscon_registers()
243 if (IS_ERR(ddata.syscfg)) { in sti_cpufreq_fetch_syscon_registers()
245 return PTR_ERR(ddata.syscfg); in sti_cpufreq_fetch_syscon_registers()
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/phy/
Dphy-miphy28lp.txt9 - st,syscfg : Should be a phandle of the system configuration register group
29 - st,syscfg : Offset of the parent configuration register.
50 st,syscfg = <&syscfg_core>;
63 st,syscfg = <0x114 0x818 0xe0 0xec>;
78 st,syscfg = <0x118 0x81c 0xe4 0xf0>;
92 st,syscfg = <0x11c 0x820>;
Dphy-stih407-usb.txt8 - st,syscfg : phandle of sysconfig bank plus integer array containing phyparam and phyctrl registe…
20 st,syscfg = <&syscfg_core 0x100 0xf4>;
Dphy-miphy365x.txt9 - st,syscfg : Phandle / integer array property. Phandle of sysconfig group
43 st,syscfg = <&syscfg_rear 0x824 0x828>;
57 reg-names = "sata", "pcie", "syscfg";
/kernel/linux/linux-5.10/drivers/mtd/nand/onenand/
Donenand_omap2.c149 u32 syscfg; in omap2_onenand_wait() local
188 syscfg = read_reg(c, ONENAND_REG_SYS_CFG1); in omap2_onenand_wait()
189 if (!(syscfg & ONENAND_SYS_CFG1_IOBE)) { in omap2_onenand_wait()
190 syscfg |= ONENAND_SYS_CFG1_IOBE; in omap2_onenand_wait()
191 write_reg(c, syscfg, ONENAND_REG_SYS_CFG1); in omap2_onenand_wait()
193 syscfg = read_reg(c, ONENAND_REG_SYS_CFG1); in omap2_onenand_wait()
233 syscfg = read_reg(c, ONENAND_REG_SYS_CFG1); in omap2_onenand_wait()
234 syscfg &= ~ONENAND_SYS_CFG1_IOBE; in omap2_onenand_wait()
235 write_reg(c, syscfg, ONENAND_REG_SYS_CFG1); in omap2_onenand_wait()
/kernel/linux/linux-5.10/drivers/irqchip/
Dirq-st.c41 unsigned int syscfg; member
149 return regmap_update_bits(ddata->regmap, ddata->syscfg, in st_irq_syscfg_enable()
167 ddata->syscfg = (unsigned int)match->data; in st_irq_syscfg_probe()
184 return regmap_update_bits(ddata->regmap, ddata->syscfg, in st_irq_syscfg_resume()
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/watchdog/
Dst_lpc_wdt.txt24 - st,syscfg : Phandle to syscfg node used to enable watchdog and configure
37 st,syscfg = <&syscfg_core>;
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/sound/
Dst,sti-asoc-card.txt18 - st,syscfg: phandle to boot-device system configuration registers
57 st,syscfg = <&syscfg_core>;
69 st,syscfg = <&syscfg_core>;
80 st,syscfg = <&syscfg_core>;
91 st,syscfg = <&syscfg_core>;
105 - st,syscfg: phandle to boot-device system configuration registers.
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/usb/
Ddwc3-st.txt9 - reg : glue logic base address and USB syscfg ctrl register offset
10 - reg-names : should be "reg-glue" and "syscfg-reg"
47 reg-names = "reg-glue", "syscfg-reg";
48 st,syscfg = <&syscfg_core>;
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/pinctrl/
Dpinctrl-mt65xx.txt36 - mediatek,pctl-regmap: Should be a phandle of the syscfg node.
81 syscfg_pctl_a: syscfg-pctl-a@10005000 {
82 compatible = "mediatek,mt8135-pctl-a-syscfg", "syscon";
86 syscfg_pctl_b: syscfg-pctl-b@1020c020 {
87 compatible = "mediatek,mt8135-pctl-b-syscfg", "syscon";
Dpinctrl-st.txt34 - st,syscfg : Should be a phandle of the syscfg node.
85 st,syscfg = <&syscfg_sbc>;
/kernel/linux/linux-5.10/drivers/iio/adc/
Dstm32-adc-core.c111 struct regmap *syscfg; member
435 if (priv->syscfg && priv->vdd_uv > 2700000) { in stm32_adc_core_switches_supply_en()
442 ret = regmap_write(priv->syscfg, in stm32_adc_core_switches_supply_en()
481 if (priv->syscfg && priv->vdd_uv > 2700000) { in stm32_adc_core_switches_supply_dis()
482 regmap_write(priv->syscfg, STM32MP1_SYSCFG_PMCCLRR, in stm32_adc_core_switches_supply_dis()
577 priv->syscfg = syscon_regmap_lookup_by_phandle(np, "st,syscfg"); in stm32_adc_core_switches_probe()
578 if (IS_ERR(priv->syscfg)) { in stm32_adc_core_switches_probe()
579 ret = PTR_ERR(priv->syscfg); in stm32_adc_core_switches_probe()
583 priv->syscfg = NULL; in stm32_adc_core_switches_probe()
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/mtd/
Dst-fsm.txt11 - st,syscfg : Phandle to boot-device system configuration registers
21 st,syscfg = <&syscfg_rear>;
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/remoteproc/
Dst-rproc.txt20 - st,syscfg System configuration register which holds the boot vector
40 st,syscfg = <&syscfg_core 0x228>;
/kernel/linux/linux-5.10/drivers/reset/sti/
DMakefile2 obj-$(CONFIG_STI_RESET_SYSCFG) += reset-syscfg.o
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/clock/
Dst,stm32h7-rcc.txt26 - st,syscfg: phandle for pwrcfg, mandatory to disable/enable backup domain
38 st,syscfg = <&pwrcfg>;

123