Home
last modified time | relevance | path

Searched refs:CoreDebug_DEMCR_VC_INTERR_Pos (Results 1 – 10 of 10) sorted by relevance

/third_party/cmsis/CMSIS/Core/Include/
Dcore_sc300.h1310 #define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< Core… macro
1311 #define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< Core…
Dcore_cm3.h1327 #define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< Core… macro
1328 #define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< Core…
Dcore_cm4.h1504 #define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< Core… macro
1505 #define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< Core…
Dcore_cm7.h1731 #define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< Core… macro
1732 #define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< Core…
Dcore_armv8mml.h1836 #define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< \dep… macro
1837 #define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< \dep…
Dcore_cm35p.h1911 #define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< \dep… macro
1912 #define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< \dep…
Dcore_cm33.h1911 #define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< \dep… macro
1912 #define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< \dep…
Dcore_armv81mml.h2738 #define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< \dep… macro
2739 #define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< \dep…
Dcore_cm85.h3197 #define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< \dep… macro
3198 #define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< \dep…
Dcore_cm55.h3292 #define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< \dep… macro
3293 #define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< \dep…