Home
last modified time | relevance | path

Searched refs:DEMCR (Results 1 – 10 of 10) sorted by relevance

/third_party/cmsis/CMSIS/Core/Include/
Dcore_cm3.h1246 …__IOM uint32_t DEMCR; /*!< Offset: 0x00C (R/W) Debug Exception and Monitor Contr… member
Dcore_sc300.h1229 …__IOM uint32_t DEMCR; /*!< Offset: 0x00C (R/W) Debug Exception and Monitor Contr… member
Dcore_cm23.h1025 …__IOM uint32_t DEMCR; /*!< Offset: 0x00C (R/W) Debug Exception and Monitor Contr… member
Dcore_cm4.h1422 …__IOM uint32_t DEMCR; /*!< Offset: 0x00C (R/W) Debug Exception and Monitor Contr… member
Dcore_cm7.h1641 …__IOM uint32_t DEMCR; /*!< Offset: 0x00C (R/W) Debug Exception and Monitor Contr… member
Dcore_cm33.h1791 …__IOM uint32_t DEMCR; /*!< Offset: 0x00C (R/W) Debug Exception and Monitor Contr… member
Dcore_cm35p.h1791 …__IOM uint32_t DEMCR; /*!< Offset: 0x00C (R/W) Debug Exception and Monitor Contr… member
Dcore_starmc1.h1885 …__IOM uint32_t DEMCR; /*!< Offset: 0x00C (R/W) Debug Exception and Monitor Contr… member
Dcore_cm85.h3273 …__IOM uint32_t DEMCR; /*!< Offset: 0x00C (R/W) Debug Exception and Monitor Contr… member
Dcore_cm55.h3249 …__IOM uint32_t DEMCR; /*!< Offset: 0x00C (R/W) Debug Exception and Monitor Contr… member