/external/swiftshader/third_party/subzero/src/ |
D | IceTargetLoweringMIPS32.h | 166 void _add(Variable *Dest, Variable *Src0, Variable *Src1) { in _add() 170 void _addu(Variable *Dest, Variable *Src0, Variable *Src1) { in _addu() 174 void _and(Variable *Dest, Variable *Src0, Variable *Src1) { in _and() 189 Operand *Src1, CondMIPS32::Cond Condition) { in _br() 200 Operand *Src1, const InstMIPS32Label *Label, in _br() 222 void _add_d(Variable *Dest, Variable *Src0, Variable *Src1) { in _add_d() 226 void _add_s(Variable *Dest, Variable *Src0, Variable *Src1) { in _add_s() 234 void _addiu(Variable *Dest, Variable *Src0, Operand *Src1, RelocOp Reloc) { in _addiu() 238 void _c_eq_d(Variable *Src0, Variable *Src1) { in _c_eq_d() 242 void _c_eq_s(Variable *Src0, Variable *Src1) { in _c_eq_s() [all …]
|
D | IceTargetLoweringARM32.h | 855 void _vadd(Variable *Dest, Variable *Src0, Variable *Src1) { in _vadd() 858 void _vand(Variable *Dest, Variable *Src0, Variable *Src1) { in _vand() 861 InstARM32Vbsl *_vbsl(Variable *Dest, Variable *Src0, Variable *Src1) { in _vbsl() 864 void _vceq(Variable *Dest, Variable *Src0, Variable *Src1) { in _vceq() 867 InstARM32Vcge *_vcge(Variable *Dest, Variable *Src0, Variable *Src1) { in _vcge() 870 InstARM32Vcgt *_vcgt(Variable *Dest, Variable *Src0, Variable *Src1) { in _vcgt() 877 void _vdiv(Variable *Dest, Variable *Src0, Variable *Src1) { in _vdiv() 891 void _veor(Variable *Dest, Variable *Src0, Variable *Src1) { in _veor() 905 void _vmla(Variable *Dest, Variable *Src0, Variable *Src1) { in _vmla() 908 void _vmlap(Variable *Dest, Variable *Src0, Variable *Src1) { in _vmlap() [all …]
|
D | IceTargetLoweringX86Base.h | 520 void _adc_rmw(X86OperandMem *DestSrc0, Operand *Src1) { in _adc_rmw() 528 void _add_rmw(X86OperandMem *DestSrc0, Operand *Src1) { in _add_rmw() 555 void _and_rmw(X86OperandMem *DestSrc0, Operand *Src1) { in _and_rmw() 559 void _blendvps(Variable *Dest, Operand *Src0, Operand *Src1) { in _blendvps() 597 void _cmp(Operand *Src0, Operand *Src1) { in _cmp() 637 void _div(Variable *Dest, Operand *Src0, Operand *Src1) { in _div() 671 void _idiv(Variable *Dest, Operand *Src0, Operand *Src1) { in _idiv() 683 void _insertps(Variable *Dest, Operand *Src0, Operand *Src1) { in _insertps() 758 void _mul(Variable *Dest, Variable *Src0, Operand *Src1) { in _mul() 785 void _or_rmw(X86OperandMem *DestSrc0, Operand *Src1) { in _or_rmw() [all …]
|
D | IceInstARM32.h | 772 Operand *Src1, CondARM32::Cond Predicate, bool SetFlags) in InstARM32ThreeAddrGPR() 797 Variable *Src1) { in create() 822 InstARM32ThreeAddrFP(Cfg *Func, Variable *Dest, Variable *Src0, Operand *Src1) in InstARM32ThreeAddrFP() 847 Variable *Src0, Variable *Src1) { in create() 853 create(Cfg *Func, Variable *Dest, Variable *Src0, ConstantInteger32 *Src1) { in create() 863 Operand *Src1) in InstARM32ThreeAddrSignAwareFP() 877 Variable *Src1, Variable *Src2, in create() 902 Variable *Src1, Variable *Src2, in InstARM32FourAddrGPR() 927 Variable *Src1) { in create() 951 InstARM32FourAddrFP(Cfg *Func, Variable *Dest, Variable *Src0, Variable *Src1) in InstARM32FourAddrFP() [all …]
|
D | IceInstMIPS32.h | 500 Variable *Src0, Variable *Src1) { in create() 528 Variable *Src1) in InstMIPS32ThreeAddrFPR() 549 Variable *Src0, Variable *Src1) { in create() 577 Variable *Src1) in InstMIPS32ThreeAddrGPR() 821 Operand *Src1, CondMIPS32::Cond Cond) { in create() 837 Operand *Src1, const InstMIPS32Label *Label, in create() 903 static InstMIPS32FPCmp *create(Cfg *Func, Variable *Src0, Variable *Src1) { in create() 937 InstMIPS32FPCmp(Cfg *Func, Variable *Src0, Variable *Src1) in InstMIPS32FPCmp() 988 static InstMIPS32Trap *create(Cfg *Func, Operand *Src0, Operand *Src1, in create() 1025 InstMIPS32Trap(Cfg *Func, Operand *Src0, Operand *Src1, const uint32_t Tcode) in InstMIPS32Trap() [all …]
|
/external/swiftshader/third_party/LLVM/lib/ExecutionEngine/Interpreter/ |
D | Execution.cpp | 53 static void executeFAddInst(GenericValue &Dest, GenericValue Src1, in executeFAddInst() 64 static void executeFSubInst(GenericValue &Dest, GenericValue Src1, in executeFSubInst() 75 static void executeFMulInst(GenericValue &Dest, GenericValue Src1, in executeFMulInst() 86 static void executeFDivInst(GenericValue &Dest, GenericValue Src1, in executeFDivInst() 97 static void executeFRemInst(GenericValue &Dest, GenericValue Src1, in executeFRemInst() 127 static GenericValue executeICMP_EQ(GenericValue Src1, GenericValue Src2, in executeICMP_EQ() 140 static GenericValue executeICMP_NE(GenericValue Src1, GenericValue Src2, in executeICMP_NE() 153 static GenericValue executeICMP_ULT(GenericValue Src1, GenericValue Src2, in executeICMP_ULT() 166 static GenericValue executeICMP_SLT(GenericValue Src1, GenericValue Src2, in executeICMP_SLT() 179 static GenericValue executeICMP_UGT(GenericValue Src1, GenericValue Src2, in executeICMP_UGT() [all …]
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/ExecutionEngine/Interpreter/ |
D | Execution.cpp | 55 static void executeFAddInst(GenericValue &Dest, GenericValue Src1, in executeFAddInst() 66 static void executeFSubInst(GenericValue &Dest, GenericValue Src1, in executeFSubInst() 77 static void executeFMulInst(GenericValue &Dest, GenericValue Src1, in executeFMulInst() 88 static void executeFDivInst(GenericValue &Dest, GenericValue Src1, in executeFDivInst() 99 static void executeFRemInst(GenericValue &Dest, GenericValue Src1, in executeFRemInst() 138 static GenericValue executeICMP_EQ(GenericValue Src1, GenericValue Src2, in executeICMP_EQ() 152 static GenericValue executeICMP_NE(GenericValue Src1, GenericValue Src2, in executeICMP_NE() 166 static GenericValue executeICMP_ULT(GenericValue Src1, GenericValue Src2, in executeICMP_ULT() 180 static GenericValue executeICMP_SLT(GenericValue Src1, GenericValue Src2, in executeICMP_SLT() 194 static GenericValue executeICMP_UGT(GenericValue Src1, GenericValue Src2, in executeICMP_UGT() [all …]
|
/external/llvm/lib/ExecutionEngine/Interpreter/ |
D | Execution.cpp | 55 static void executeFAddInst(GenericValue &Dest, GenericValue Src1, in executeFAddInst() 66 static void executeFSubInst(GenericValue &Dest, GenericValue Src1, in executeFSubInst() 77 static void executeFMulInst(GenericValue &Dest, GenericValue Src1, in executeFMulInst() 88 static void executeFDivInst(GenericValue &Dest, GenericValue Src1, in executeFDivInst() 99 static void executeFRemInst(GenericValue &Dest, GenericValue Src1, in executeFRemInst() 138 static GenericValue executeICMP_EQ(GenericValue Src1, GenericValue Src2, in executeICMP_EQ() 152 static GenericValue executeICMP_NE(GenericValue Src1, GenericValue Src2, in executeICMP_NE() 166 static GenericValue executeICMP_ULT(GenericValue Src1, GenericValue Src2, in executeICMP_ULT() 180 static GenericValue executeICMP_SLT(GenericValue Src1, GenericValue Src2, in executeICMP_SLT() 194 static GenericValue executeICMP_UGT(GenericValue Src1, GenericValue Src2, in executeICMP_UGT() [all …]
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AMDGPU/ |
D | SIShrinkInstructions.cpp | 85 const MachineOperand *Src1 in canShrink() local 105 const MachineOperand *Src1 = TII->getNamedOperand(MI, AMDGPU::OpName::src1); in canShrink() local 249 const MachineOperand &Src1 = MI.getOperand(1); in shrinkScalarCompare() local 358 MachineOperand *Src1 = &MI.getOperand(2); in runOnMachineFunction() local 508 const MachineOperand *Src1 = in runOnMachineFunction() local
|
D | R600ExpandSpecialInstrs.cpp | 162 unsigned Src1 = BMI->getOperand( in runOnMachineFunction() local 213 unsigned Src1 = 0; in runOnMachineFunction() local
|
D | SIOptimizeExecMasking.cpp | 103 const MachineOperand &Src1 = MI.getOperand(1); in isLogicalOpOnExec() local 329 MachineOperand &Src1 = SaveExecInst->getOperand(2); in runOnMachineFunction() local
|
D | SIFoldOperands.cpp | 548 MachineOperand *Src1 = getImmOrMaterializedImm(MRI, MI->getOperand(Src1Idx)); in tryConstantFoldOp() local 639 const MachineOperand *Src1 = TII->getNamedOperand(*MI, AMDGPU::OpName::src1); in tryFoldInst() local 781 const MachineOperand *Src1 = TII->getNamedOperand(MI, AMDGPU::OpName::src1); in isClamp() local 896 const MachineOperand *Src1 = TII->getNamedOperand(MI, AMDGPU::OpName::src1); in isOMod() local 925 const MachineOperand *Src1 = TII->getNamedOperand(MI, AMDGPU::OpName::src1); in isOMod() local
|
D | SIPeepholeSDWA.cpp | 570 MachineOperand *Src1 = TII->getNamedOperand(MI, AMDGPU::OpName::src1); in matchSDWAOperand() local 608 MachineOperand *Src1 = TII->getNamedOperand(MI, AMDGPU::OpName::src1); in matchSDWAOperand() local 643 MachineOperand *Src1 = TII->getNamedOperand(MI, AMDGPU::OpName::src1); in matchSDWAOperand() local 690 MachineOperand *Src1 = TII->getNamedOperand(MI, AMDGPU::OpName::src1); in matchSDWAOperand() local 953 MachineOperand *Src1 = TII->getNamedOperand(MI, AMDGPU::OpName::src1); in convertToSDWA() local
|
/external/swiftshader/third_party/llvm-7.0/llvm/include/llvm/CodeGen/GlobalISel/ |
D | ConstantFoldingMIRBuilder.h | 83 unsigned Src0, unsigned Src1) { in buildBinaryOp() 102 unsigned Src1) { in buildInstr()
|
D | MachineIRBuilder.h | 979 MachineInstrBuilder buildAdd(unsigned Dst, unsigned Src0, unsigned Src1) { in buildAdd() 999 MachineInstrBuilder buildSub(unsigned Dst, unsigned Src0, unsigned Src1) { in buildSub() 1018 MachineInstrBuilder buildMul(unsigned Dst, unsigned Src0, unsigned Src1) { in buildMul() 1038 MachineInstrBuilder buildAnd(unsigned Dst, unsigned Src0, unsigned Src1) { in buildAnd() 1057 MachineInstrBuilder buildOr(unsigned Dst, unsigned Src0, unsigned Src1) { in buildOr() 1072 unsigned Src0, unsigned Src1) { in buildBinaryOp()
|
/external/llvm/lib/Target/AMDGPU/ |
D | SIShrinkInstructions.cpp | 106 const MachineOperand *Src1 = TII->getNamedOperand(MI, AMDGPU::OpName::src1); in canShrink() local 277 const MachineOperand &Src1 = MI.getOperand(2); in runOnMachineFunction() local 381 const MachineOperand *Src1 = in runOnMachineFunction() local
|
D | R600ExpandSpecialInstrs.cpp | 225 unsigned Src1 = BMI->getOperand( in runOnMachineFunction() local 276 unsigned Src1 = 0; in runOnMachineFunction() local
|
/external/swiftshader/third_party/subzero/unittest/AssemblerX8664/ |
D | ControlFlow.cpp | 17 #define TestJ(C, Near, Dest, Src0, Value0, Src1, Value1) \ in TEST_F() argument 39 #define TestImpl(Dst, Src0, Src1) \ in TEST_F() argument
|
D | GPRArith.cpp | 33 #define TestSetCC(C, Dest, IsTrue, Src0, Value0, Src1, Value1) \ in TEST_F() argument 57 #define TestImpl(Dest, Src0, Src1) \ in TEST_F() argument 709 #define TestImplRegReg(Inst0, Inst1, Dst0, Dst1, Value0, Src0, Src1, Value1, \ in TEST_F() argument 803 #define TestImplAddrReg(Inst0, Inst1, Value0, Src0, Src1, Value1, Op, Size) \ in TEST_F() argument 867 #define TestImplOp(Inst0, Inst1, Dst0, Dst1, Value0, Src0, Src1, Value1, Op, \ in TEST_F() argument 878 #define TestImplValues(Dst0, Dst1, Value0, Src0, Src1, Value1, Size) \ in TEST_F() argument 884 #define TestImplSize(Dst0, Dst1, Src0, Src1, Size) \ in TEST_F() argument 890 #define TestImpl(Dst0, Dst1, Src0, Src1) \ in TEST_F() argument
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Hexagon/ |
D | HexagonPeephole.cpp | 157 MachineOperand &Src1 = MI.getOperand(1); in runOnMachineFunction() local 174 MachineOperand &Src1 = MI.getOperand(1); in runOnMachineFunction() local
|
/external/llvm/lib/Target/Hexagon/ |
D | HexagonPeephole.cpp | 159 MachineOperand &Src1 = MI.getOperand(1); in runOnMachineFunction() local 176 MachineOperand &Src1 = MI.getOperand(1); in runOnMachineFunction() local
|
D | HexagonGenMux.cpp | 175 unsigned HexagonGenMux::getMuxOpcode(const MachineOperand &Src1, in getMuxOpcode() 266 MachineOperand *Src1 = &Def1.getOperand(2), *Src2 = &Def2.getOperand(2); in genMuxInBlock() local
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/SystemZ/ |
D | SystemZSelectionDAGInfo.cpp | 147 SDValue Src1, SDValue Src2, uint64_t Size) { in emitCLC() 181 SelectionDAG &DAG, const SDLoc &DL, SDValue Chain, SDValue Src1, in EmitTargetCodeForMemcmp() 231 SelectionDAG &DAG, const SDLoc &DL, SDValue Chain, SDValue Src1, in EmitTargetCodeForStrcmp()
|
/external/llvm/lib/Target/SystemZ/ |
D | SystemZSelectionDAGInfo.cpp | 150 SDValue Src1, SDValue Src2, uint64_t Size) { in emitCLC() 184 SelectionDAG &DAG, const SDLoc &DL, SDValue Chain, SDValue Src1, in EmitTargetCodeForMemcmp() 235 SelectionDAG &DAG, const SDLoc &DL, SDValue Chain, SDValue Src1, in EmitTargetCodeForStrcmp()
|
/external/swiftshader/third_party/subzero/unittest/AssemblerX8632/ |
D | ControlFlow.cpp | 18 #define TestJ(C, Near, Src0, Value0, Src1, Value1, Dest) \ in TEST_F() argument
|