Home
last modified time | relevance | path

Searched refs:BuildPairF64 (Results 1 – 25 of 35) sorted by relevance

12

/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/Mips/
Dbuildpairf64-extractelementf64-implicit-sp.ll18 ; FPXX-IMPLICIT-SP: BuildPairF64 %{{[0-9]+}}, %{{[0-9]+}}, implicit $sp
22 ; NO-IMPLICIT-SP: BuildPairF64 %{{[0-9]+}}, %{{[0-9]+}}
23 ; NO-IMPLICIT-SP-NOT: BuildPairF64 %{{[0-9]+}}, %{{[0-9]+}}, implicit $sp
Dshrink-wrap-buildpairf64-extractelementf64.mir37 # CHECK-NEXT: BuildPairF64
40 $d0 = BuildPairF64 $zero, $zero
70 $d0 = BuildPairF64 $zero, $zero, implicit $sp
D2013-11-18-fp64-const0.ll9 ; of BuildPairF64 instead of BuildPairF64_64.
/external/llvm/test/CodeGen/Mips/
D2013-11-18-fp64-const0.ll9 ; of BuildPairF64 instead of BuildPairF64_64.
/external/swiftshader/third_party/LLVM/lib/Target/Mips/
DMipsExpandPseudo.cpp70 case Mips::BuildPairF64: in runOnMachineBasicBlock()
DMipsISelLowering.h79 BuildPairF64, enumerator
DMipsISelDAGToDAG.cpp306 return CurDAG->getMachineNode(Mips::BuildPairF64, dl, MVT::f64, Zero, in Select()
DMipsInstrFPU.td45 def MipsBuildPairF64 : SDNode<"MipsISD::BuildPairF64", SDT_MipsBuildPairF64>;
337 def BuildPairF64 :
DMipsISelLowering.cpp72 case MipsISD::BuildPairF64: return "MipsISD::BuildPairF64"; in getTargetNodeName()
1654 return DAG.getNode(MipsISD::BuildPairF64, dl, MVT::f64, Word0, Word1); in LowerFCOPYSIGN64()
2322 ArgValue = DAG.getNode(MipsISD::BuildPairF64, dl, MVT::f64, in LowerFormalArguments()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/RISCV/
DRISCVISelLowering.h33 BuildPairF64, enumerator
DRISCVISelLowering.cpp952 return DAG.getNode(RISCVISD::BuildPairF64, DL, MVT::f64, Lo, Hi); in unpackF64OnRV32DSoftABI()
1424 RetValue = DAG.getNode(RISCVISD::BuildPairF64, DL, MVT::f64, RetValue, in LowerCall()
1574 case RISCVISD::BuildPairF64: in getTargetNodeName()
DRISCVInstrInfoD.td26 def RISCVBuildPairF64 : SDNode<"RISCVISD::BuildPairF64", SDT_RISCVBuildPairF64>;
/external/llvm/lib/Target/Mips/
DMipsISelLowering.h99 BuildPairF64, enumerator
DMipsInstrFPU.td48 def MipsBuildPairF64 : SDNode<"MipsISD::BuildPairF64", SDT_MipsBuildPairF64>;
559 def BuildPairF64 : BuildPairF64Base<AFGR64Opnd>, FGR_32, HARDFLOAT;
DMipsSEISelDAGToDAG.cpp764 ReplaceNode(Node, CurDAG->getMachineNode(Mips::BuildPairF64, DL, in trySelect()
DMipsSEInstrInfo.cpp383 case Mips::BuildPairF64: in expandPostRAPseudo()
DMipsSEFrameLowering.cpp120 case Mips::BuildPairF64: in expandInstr()
DMipsISelLowering.cpp140 case MipsISD::BuildPairF64: return "MipsISD::BuildPairF64"; in getTargetNodeName()
2039 return DAG.getNode(MipsISD::BuildPairF64, DL, MVT::f64, LowX, Res); in lowerFCOPYSIGN32()
3104 ArgValue = DAG.getNode(MipsISD::BuildPairF64, DL, MVT::f64, in LowerFormalArguments()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Mips/
DMipsSEISelDAGToDAG.cpp248 case Mips::BuildPairF64: in processFunctionAfterISel()
819 ReplaceNode(Node, CurDAG->getMachineNode(Mips::BuildPairF64, DL, in trySelect()
DMipsISelLowering.h150 BuildPairF64, enumerator
DMipsInstrFPU.td51 def MipsBuildPairF64 : SDNode<"MipsISD::BuildPairF64", SDT_MipsBuildPairF64>;
710 def BuildPairF64 : BuildPairF64Base<AFGR64Opnd>, FGR_32, HARDFLOAT;
DMipsSEFrameLowering.cpp140 case Mips::BuildPairF64: in expandInstr()
DMipsSEInstrInfo.cpp463 case Mips::BuildPairF64: in expandPostRAPseudo()
DMipsScheduleP5600.td544 MTHC1_D64, BuildPairF64,
DMipsISelLowering.cpp221 case MipsISD::BuildPairF64: return "MipsISD::BuildPairF64"; in getTargetNodeName()
2232 return DAG.getNode(MipsISD::BuildPairF64, DL, MVT::f64, LowX, Res); in lowerFCOPYSIGN32()
3398 ArgValue = DAG.getNode(MipsISD::BuildPairF64, DL, MVT::f64, in LowerFormalArguments()

12