Home
last modified time | relevance | path

Searched refs:DCLO (Results 1 – 14 of 14) sorted by relevance

/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/Mips/
Dmips64instrs.ll2 …s64el -mcpu=mips64 -verify-machineinstrs < %s | FileCheck -check-prefixes=ALL,HAS-DCLO,ACCMULDIV %s
3 …4el -mcpu=mips64r2 -verify-machineinstrs < %s | FileCheck -check-prefixes=ALL,HAS-DCLO,ACCMULDIV %s
4 …4el -mcpu=mips64r6 -verify-machineinstrs < %s | FileCheck -check-prefixes=ALL,HAS-DCLO,GPRMULDIV %s
188 ; HAS-DCLO: dclz $2, $4
201 ; HAS-DCLO: dclo $2, $4
/external/llvm/test/CodeGen/Mips/
Dmips64instrs.ll2 …s64el -mcpu=mips64 -verify-machineinstrs < %s | FileCheck -check-prefixes=ALL,HAS-DCLO,ACCMULDIV %s
3 …4el -mcpu=mips64r2 -verify-machineinstrs < %s | FileCheck -check-prefixes=ALL,HAS-DCLO,ACCMULDIV %s
4 …4el -mcpu=mips64r6 -verify-machineinstrs < %s | FileCheck -check-prefixes=ALL,HAS-DCLO,GPRMULDIV %s
192 ; HAS-DCLO: dclz $2, $4
205 ; HAS-DCLO: dclo $2, $4
/external/swiftshader/third_party/LLVM/lib/Target/Mips/
DMips64InstrInfo.td184 def DCLO : CountLeading64<0x25, "dclo",
/external/v8/src/mips64/
Dconstants-mips64.h573 DCLO = ((4U << 3) + 5), enumerator
/external/llvm/lib/Target/Mips/
DMips64InstrInfo.td298 def DCLO : StdMMR6Rel, CountLeading1<"dclo", GPR64Opnd>, CLO_FM<0x25>,
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Mips/
DMips64InstrInfo.td344 def DCLO : CountLeading1<"dclo", GPR64Opnd, II_DCLO>, CLO_FM<0x25>,
/external/capstone/arch/Mips/
DMipsGenAsmWriter.inc549 22199U, // DCLO
2263 0U, // DCLO
DMipsGenDisassemblerTables.inc4484 /* 1824 */ MCD_OPC_Decode, 148, 4, 244, 1, // Opcode: DCLO
/external/swiftshader/third_party/llvm-7.0/configs/common/lib/Target/Mips/
DMipsGenMCCodeEmitter.inc1182 UINT64_C(1879048229), // DCLO
4753 case Mips::DCLO:
8908 …re_HasStdEnc | Feature_HasMips64 | Feature_NotMips64r6 | Feature_NotInMicroMips | 0, // DCLO = 1169
DMipsGenAsmWriter.inc2397 22873U, // DCLO
5028 0U, // DCLO
DMipsGenInstrInfo.inc1184 DCLO = 1169,
5229 …169, 2, 1, 4, 89, 0, 0x1ULL, nullptr, nullptr, OperandInfo103, -1 ,nullptr }, // Inst #1169 = DCLO
DMipsGenDisassemblerTables.inc6998 /* 999 */ MCD::OPC_Decode, 145, 9, 243, 2, // Opcode: DCLO
DMipsGenAsmMatcher.inc5915 …{ 3138 /* dclo */, Mips::DCLO, Convert__GPR64AsmReg1_0__GPR64AsmReg1_1, Feature_HasStdEnc|Feature_…
DMipsGenDAGISel.inc12735 /* 23458*/ OPC_MorphNodeTo1, TARGET_VAL(Mips::DCLO), 0,
12738 // Dst: (DCLO:{ *:[i64] } GPR64Opnd:{ *:[i64] }:$rs)