Home
last modified time | relevance | path

Searched refs:GIR_BuildMI (Results 1 – 7 of 7) sorted by relevance

/external/swiftshader/third_party/llvm-7.0/configs/common/lib/Target/AArch64/
DAArch64GenGlobalISel.inc874 GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::ADDWri,
888 GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::ADDWri,
919 GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::ADDXri,
949 GIR_BuildMI, /*InsnID*/1, /*Opcode*/AArch64::MOVi32imm,
953 GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SMADDLrrr,
984 GIR_BuildMI, /*InsnID*/1, /*Opcode*/AArch64::MOVi32imm,
988 GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UMADDLrrr,
1003 GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::ADDXri,
1033 GIR_BuildMI, /*InsnID*/1, /*Opcode*/AArch64::MOVi32imm,
1037 GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SMADDLrrr,
[all …]
/external/swiftshader/third_party/llvm-7.0/configs/common/lib/Target/ARM/
DARMGenGlobalISel.inc784 GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::UXTAB,
808 GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::UXTAH,
832 GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2UXTAB,
856 GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2UXTAH,
880 GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::UXTAB,
904 GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::UXTAH,
928 GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2UXTAB,
952 GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2UXTAH,
988 GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::SMLATT,
1024 GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::t2SMLATT,
[all …]
/external/swiftshader/third_party/llvm-7.0/configs/common/lib/Target/Mips/
DMipsGenGlobalISel.inc616 GIR_BuildMI, /*InsnID*/0, /*Opcode*/Mips::LSA,
643 GIR_BuildMI, /*InsnID*/0, /*Opcode*/Mips::LSA,
664 GIR_BuildMI, /*InsnID*/0, /*Opcode*/Mips::ADDIUR2_MM,
684 GIR_BuildMI, /*InsnID*/0, /*Opcode*/Mips::ADDIUS5_MM,
772 GIR_BuildMI, /*InsnID*/0, /*Opcode*/Mips::DLSA,
798 GIR_BuildMI, /*InsnID*/0, /*Opcode*/Mips::DLSA,
851 GIR_BuildMI, /*InsnID*/0, /*Opcode*/Mips::MADDV_D,
872 GIR_BuildMI, /*InsnID*/0, /*Opcode*/Mips::MADDV_D,
925 GIR_BuildMI, /*InsnID*/0, /*Opcode*/Mips::MADDV_W,
946 GIR_BuildMI, /*InsnID*/0, /*Opcode*/Mips::MADDV_W,
[all …]
/external/swiftshader/third_party/llvm-7.0/configs/common/lib/Target/X86/
DX86GenGlobalISel.inc854 GIR_BuildMI, /*InsnID*/0, /*Opcode*/X86::INC8r,
866 GIR_BuildMI, /*InsnID*/0, /*Opcode*/X86::DEC8r,
881 GIR_BuildMI, /*InsnID*/0, /*Opcode*/X86::ADD8ri,
911 GIR_BuildMI, /*InsnID*/0, /*Opcode*/X86::SUB16ri8,
924 GIR_BuildMI, /*InsnID*/0, /*Opcode*/X86::INC16r,
936 GIR_BuildMI, /*InsnID*/0, /*Opcode*/X86::DEC16r,
952 GIR_BuildMI, /*InsnID*/0, /*Opcode*/X86::ADD16ri8,
968 GIR_BuildMI, /*InsnID*/0, /*Opcode*/X86::ADD16ri,
998 GIR_BuildMI, /*InsnID*/0, /*Opcode*/X86::SUB32ri8,
1011 GIR_BuildMI, /*InsnID*/0, /*Opcode*/X86::INC32r,
[all …]
/external/swiftshader/third_party/llvm-7.0/llvm/test/TableGen/
DGlobalISelEmitter.td302 // R19C-NEXT: GIR_BuildMI, /*InsnID*/1, /*Opcode*/MyTarget::INSN4,
309 // R19C-NEXT: GIR_BuildMI, /*InsnID*/0, /*Opcode*/MyTarget::INSN3,
378 // R21C-NEXT: GIR_BuildMI, /*InsnID*/0, /*Opcode*/MyTarget::INSN2,
429 // R20C-NEXT: GIR_BuildMI, /*InsnID*/0, /*Opcode*/MyTarget::INSN1,
520 // R00C-NEXT: GIR_BuildMI, /*InsnID*/0, /*Opcode*/MyTarget::INSNBOB,
574 // R01C-NEXT: GIR_BuildMI, /*InsnID*/0, /*Opcode*/MyTarget::MOV,
622 // R02C-NEXT: GIR_BuildMI, /*InsnID*/0, /*Opcode*/MyTarget::XORI,
654 // NOOPT-NEXT: GIR_BuildMI, /*InsnID*/0, /*Opcode*/MyTarget::XOR,
683 // NOOPT-NEXT: GIR_BuildMI, /*InsnID*/0, /*Opcode*/MyTarget::XORlike,
713 // NOOPT-NEXT: GIR_BuildMI, /*InsnID*/0, /*Opcode*/MyTarget::XORManyDefaults,
[all …]
/external/swiftshader/third_party/llvm-7.0/llvm/include/llvm/CodeGen/GlobalISel/
DInstructionSelector.h227 GIR_BuildMI, enumerator
DInstructionSelectorImpl.h670 case GIR_BuildMI: { in executeMatchTable()