Home
last modified time | relevance | path

Searched refs:Inst0 (Results 1 – 4 of 4) sorted by relevance

/external/swiftshader/third_party/subzero/unittest/AssemblerX8632/
DGPRArith.cpp678 #define TestImplRegReg(Inst0, Inst1, Dst0, Dst1, Value0, Src0, Src1, Value1, \ in TEST_F() argument
684 "(" #Inst0 ", " #Inst1 ", " #Dst0 ", " #Dst1 ", " #Value0 ", " #Src0 \ in TEST_F()
694 __ Inst0(IceType_i##Size, GPRRegister::Encoded_Reg_##Dst0, \ in TEST_F()
712 #define TestImplRegAddr(Inst0, Inst1, Dst0, Dst1, Value0, Value1, Op, Size) \ in TEST_F() argument
717 "(" #Inst0 ", " #Inst1 ", " #Dst0 ", " #Dst1 ", " #Value0 \ in TEST_F()
727 __ Inst0(IceType_i##Size, GPRRegister::Encoded_Reg_##Dst0, \ in TEST_F()
747 #define TestImplRegImm(Inst0, Inst1, Dst0, Dst1, Value0, Imm, Op, Size) \ in TEST_F() argument
752 "(" #Inst0 ", " #Inst1 ", " #Dst0 ", " #Dst1 ", " #Value0 \ in TEST_F()
758 __ Inst0(IceType_i##Size, GPRRegister::Encoded_Reg_##Dst0, \ in TEST_F()
776 #define TestImplAddrReg(Inst0, Inst1, Value0, Src0, Src1, Value1, Op, Size) \ in TEST_F() argument
[all …]
/external/swiftshader/third_party/subzero/unittest/AssemblerX8664/
DGPRArith.cpp709 #define TestImplRegReg(Inst0, Inst1, Dst0, Dst1, Value0, Src0, Src1, Value1, \ in TEST_F() argument
715 "(" #Inst0 ", " #Inst1 ", " #Dst0 ", " #Dst1 ", " #Value0 ", " #Src0 \ in TEST_F()
725 __ Inst0(IceType_i##Size, Encoded_GPR_##Dst0(), Encoded_GPR_##Src0()); \ in TEST_F()
741 #define TestImplRegAddr(Inst0, Inst1, Dst0, Dst1, Value0, Value1, Op, Size) \ in TEST_F() argument
746 "(" #Inst0 ", " #Inst1 ", " #Dst0 ", " #Dst1 ", " #Value0 \ in TEST_F()
756 __ Inst0(IceType_i##Size, Encoded_GPR_##Dst0(), dwordAddress(T0)); \ in TEST_F()
774 #define TestImplRegImm(Inst0, Inst1, Dst0, Dst1, Value0, Imm, Op, Size) \ in TEST_F() argument
779 "(" #Inst0 ", " #Inst1 ", " #Dst0 ", " #Dst1 ", " #Value0 \ in TEST_F()
785 __ Inst0(IceType_i##Size, Encoded_GPR_##Dst0(), \ in TEST_F()
803 #define TestImplAddrReg(Inst0, Inst1, Value0, Src0, Src1, Value1, Op, Size) \ in TEST_F() argument
[all …]
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/ARM/
DARMParallelDSP.cpp264 const auto *Inst0 = dyn_cast<Instruction>(V0); in AreSymmetrical() local
271 if (!Inst0 || !Inst1) in AreSymmetrical()
274 if (Inst0->isSameOperationAs(Inst1)) { in AreSymmetrical()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Hexagon/MCTargetDesc/
DHexagonShuffler.cpp391 MCInst const &Inst0 = *ID.getOperand(0).getInst(); in check() local
393 if (HexagonMCInstrInfo::getDesc(MCII, Inst0).isBranch()) in check()
397 if (HexagonMCInstrInfo::getDesc(MCII, Inst0).isReturn()) in check()