Home
last modified time | relevance | path

Searched refs:SMULWB (Results 1 – 25 of 48) sorted by relevance

12

/external/libxaac/decoder/armv7/
Dixheaacd_apply_scale_fac.s84 SMULWB r6, r6, r5
85 SMULWB r7, r7, r5
94 SMULWB r6, r6, r5
95 SMULWB r7, r7, r5
113 SMULWB r6, r6, r5
114 SMULWB r7, r7, r5
132 SMULWB r6, r6, r5
133 SMULWB r7, r7, r5
Dixheaacd_cos_sin_mod.s94 SMULWB R6, R0, R2
110 SMULWB R12, R1, R2
126 SMULWB R6, R0, R2
141 SMULWB R14, R1, R2
157 SMULWB R6, R0, R2
172 SMULWB R12, R1, R2
187 SMULWB R6, R0, R2
200 SMULWB R3, R1, R2
363 SMULWB R6, R0, R2
385 SMULWB R6, R0, R2
[all …]
Dixheaacd_fft_15_ld.s39 SMULWB r1, r1, r10 @ mult32_shl(r1, C55)
54 SMULWB r4, r4, r10 @ mult32_shl(r4, C52)
59 SMULWB r8, r8, r10 @ mult32_shl(r2, C53)
74 SMULWB r6, r6, r10 @ mult32_shl(s1, C55)
90 SMULWB r8, r8, r10 @ mult32_shl(s4, C52)
95 SMULWB r7, r7, r10 @ mult32_shl(s2, C53)
138 SMULWB r1, r1, r10 @ mult32_shl(r1, C55)
153 SMULWB r4, r4, r10 @ mult32_shl(r4, C52)
158 SMULWB r8, r8, r10 @ mult32_shl(r2, C53)
173 SMULWB r6, r6, r10 @ mult32_shl(s1, C55)
[all …]
Dixheaacd_apply_rot.s85 SMULWB R9, R5, R7
86 SMULWB R10, R6, R8
101 SMULWB R9, R5, R7
102 SMULWB R10, R6, R8
194 SMULWB R9, R5, R7
195 SMULWB R10, R6, R8
212 SMULWB R9, R5, R7
213 SMULWB R10, R6, R8
Dixheaacd_eld_decoder_sbr_pre_twiddle.s19 SMULWB r8, r4, r6 @mult32x16in32(Xre, cosine)
30 SMULWB r9, r5, r6 @mult32x16in32(Xim, cosine)
47 SMULWB r8, r4, r6
55 SMULWB r9, r5, r6
Dixheaacd_inv_dit_fft_8pt.s122 SMULWB r10, r10, r11
123 SMULWB r0, r0, r11
144 SMULWB r0, r0, r11
148 SMULWB r12, r12, r11
Dixheaacd_radix4_bfly.s87 SMULWB r14, r10, r5
107 SMULWB r10, r7, r11
114 SMULWB r11, r9, r14
Dixheaacd_fft32x32_ld2_armv7.s214 SMULWB r4, r5, r11 @mul_1qr = mpy_16_32_ns( 0x7642 , inp_1qr)
225 SMULWB r6, r6, r14 @mul_2qr = mpy_16_32_ns(0x5A83 , (inp_2qr + inp_2qi))
227 SMULWB r7, r7, r14 @mul_2qi = mpy_16_32_ns(0x5A83 , (-inp_2qr + inp_2qi))
231 SMULWB r8, r9 , r12 @mul_3qr = mpy_16_32_ns( 0x30FC , inp_3qr)
274 SMULWB r4, r4, r14 @mul_1qr = mpy_16_32_ns(0x5A83 , (inp_1qr + inp_1qi))
276 SMULWB r5, r5, r14 @mul_1qi = mpy_16_32_ns(0x5A83 , (-inp_1qr + inp_1qi))
287 SMULWB r8 , r8 , r14 @mul_3qr = mpy_16_32_ns( 0x5A83 , (-inp_3qr + inp_3qi))
325 SMULWB r4, r5, r12 @mul_1qr = mpy_16_32_ns( 0x30FC , inp_1qr)
336 SMULWB r6, r6, r14 @mul_2qr = mpy_16_32_ns( 0x5A83 , (-inp_2qr + inp_2qi))
344 SMULWB r9, r9 , r12 @mul_3qi = mpy_16_32_ns( 0x30FC , inp_3qr)
Dixheaacd_fwd_modulation.s85 SMULWB lr, r3, r1
87 SMULWB r12, r12, r1
Dixheaacd_harm_idx_zerotwolp.s47 SMULWB r7, r12, r7
88 SMULWB r7, r12, r7
Dixheaacd_pre_twiddle_compute.s47 SMULWB R12, R9, R8
51 SMULWB R6, R10, R8
Dixheaacd_post_twiddle_overlap.s65 SMULWB R12, R9, R10
66 SMULWB R5, R8, R10
74 SMULWB R10, R5, R9
75 SMULWB R11, R8, R12
84 SMULWB R7, R8, R10
Dixheaacd_decorr_filter2.s759 SMULWB r9, r9, r12
762 SMULWB r10, r10, r11
782 SMULWB r10, r10, r11
Dixheaacd_post_twiddle.s58 SMULWB R10, R8, R9
/external/sonivox/arm-wt-22k/lib_src/
DARM-E_mastergain_gnu.s77 SMULWB r4, r4, nGain @output = gain * input
84 SMULWB r5, r5, nGain @output = gain * input
DARM-E_voice_gain_gnu.s150 SMULWB tmp0, gain, tmp0 @ sample * local gain
/external/vixl/test/aarch32/config/
Dcond-rd-rn-rm-a32.json58 "Smulwb", // SMULWB{<c>}{<q>} {<Rd>}, <Rn>, <Rm> ; A1
Dcond-rd-rn-rm-t32.json57 "Smulwb", // SMULWB{<c>}{<q>} {<Rd>}, <Rn>, <Rm> ; T1
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/ARM/
DARMISelLowering.h198 SMULWB, // Signed multiply word by half word, bottom enumerator
DARMScheduleSwift.td225 "SMULTB", "SMULTT", "SMULWB", "SMULWT", "SMUSD", "SMUSDX", "t2MUL",
DARMScheduleR52.td264 "SMULTB", "SMULTT", "SMULWB", "SMULWT", "SMUSD", "SMUSDX", "t2MUL",
DARMScheduleA9.td2561 (instregex "SMULBB", "SMULBT", "SMULTB", "SMULTT", "SMULWB", "SMULWT")>;
/external/llvm/lib/Target/ARM/
DARMScheduleSwift.td220 "SMULTB", "SMULTT", "SMULWB", "SMULWT", "SMUSD", "SMUSDXi", "t2MUL",
DARMISelDAGToDAG.cpp2506 *Opc = Accumulate ? ARM::SMLAWB : ARM::SMULWB; in SearchSignedMulShort()
2527 *Opc = Accumulate ? ARM::SMLAWB : ARM::SMULWB; in SearchSignedMulShort()
/external/swiftshader/third_party/LLVM/test/MC/Disassembler/ARM/
Dbasic-arm-instructions.txt1637 # SMULWB/SMULWT

12