Home
last modified time | relevance | path

Searched refs:W0 (Results 1 – 25 of 231) sorted by relevance

12345678910

/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Hexagon/
DHexagonBitTracker.cpp307 uint16_t W0 = (Reg[0].Reg != 0) ? getRegBitWidth(Reg[0]) : 0; in evaluate() local
319 return rr0(eIMM(im(1), W0), Outputs); in evaluate()
321 return rr0(RegisterCell(W0).fill(0, W0, BT::BitValue::Zero), Outputs); in evaluate()
323 return rr0(RegisterCell(W0).fill(0, W0, BT::BitValue::One), Outputs); in evaluate()
329 RegisterCell RC = RegisterCell::self(Reg[0].Reg, W0); in evaluate()
341 uint16_t RW = W0; in evaluate()
350 uint16_t RW = W0; in evaluate()
366 assert(W0 == 64 && W1 == 32); in evaluate()
367 RegisterCell CW = RegisterCell(W0).insert(rc(1), BT::BitMask(0, W1-1)); in evaluate()
375 return rr0(eADD(rc(1), eIMM(im(2), W0)), Outputs); in evaluate()
[all …]
DHexagonVectorPrint.cpp76 || (Reg >= Hexagon::W0 && Reg <= Hexagon::W15) in isVecReg()
186 } else if (Reg >= Hexagon::W0 && Reg <= Hexagon::W15) { in runOnMachineFunction()
187 LLVM_DEBUG(dbgs() << "adding dump for W" << Reg - Hexagon::W0 << '\n'); in runOnMachineFunction()
188 addAsmInstr(MBB, Hexagon::V0 + (Reg - Hexagon::W0) * 2 + 1, in runOnMachineFunction()
190 addAsmInstr(MBB, Hexagon::V0 + (Reg - Hexagon::W0) * 2, in runOnMachineFunction()
DHexagonCallingConv.td90 CCAssignToReg<[W0,W1,W2,W3,W4,W5,W6,W7]>>>,
104 CCAssignToReg<[W0,W1,W2,W3,W4,W5,W6,W7]>>>,
122 CCAssignToReg<[W0]>>>,
130 CCAssignToReg<[W0]>>>,
/external/llvm/lib/Target/Hexagon/
DHexagonBitTracker.cpp241 uint16_t W0 = (Reg[0].Reg != 0) ? getRegBitWidth(Reg[0]) : 0; in evaluate() local
253 return rr0(eIMM(im(1), W0), Outputs); in evaluate()
255 return rr0(RegisterCell(W0).fill(0, W0, BT::BitValue::Zero), Outputs); in evaluate()
257 return rr0(RegisterCell(W0).fill(0, W0, BT::BitValue::One), Outputs); in evaluate()
263 RegisterCell RC = RegisterCell::self(Reg[0].Reg, W0); in evaluate()
275 uint16_t RW = W0; in evaluate()
284 RegisterCell RC = RegisterCell::self(Reg[0].Reg, W0); in evaluate()
285 W0 = 8; // XXX Pred size in evaluate()
286 return rr0(eINS(RC, eXTR(rc(1), 0, W0), 0), Outputs); in evaluate()
298 assert(W0 == 64 && W1 == 32); in evaluate()
[all …]
/external/iptables/utils/
Dpf.os223 S4:64:1:60:M1360,S,T,N,W0: Linux:google::Linux (Google crawlbot)
225 S2:64:1:60:M*,S,T,N,W0: Linux:2.4::Linux 2.4 (big boy)
226 S3:64:1:60:M*,S,T,N,W0: Linux:2.4:.18-21:Linux 2.4.18 and newer
227 S4:64:1:60:M*,S,T,N,W0: Linux:2.4::Linux 2.4/2.6 <= 2.6.7
228 S4:64:1:60:M*,S,T,N,W0: Linux:2.6:.1-7:Linux 2.4/2.6 <= 2.6.7
242 S20:64:1:60:M*,S,T,N,W0: Linux:2.2:20-25:Linux 2.2.20 and newer
243 S22:64:1:60:M*,S,T,N,W0: Linux:2.2::Linux 2.2
244 S11:64:1:60:M*,S,T,N,W0: Linux:2.2::Linux 2.2
248 S4:64:1:48:M1460,N,W0: Linux:2.4:cluster:Linux 2.4 in cluster
253 T4:64:1:60:M1412,S,T,N,W0: Linux:2.4::Linux 2.4 (late, uncommon)
[all …]
/external/boringssl/src/crypto/fipsmodule/sha/asm/
Dsha512-armv8.pl339 my ($W0,$W1)=("v16.4s","v17.4s");
359 ld1.32 {$W0},[$Ktbl],#16
370 add.i32 $W0,$W0,@MSG[0]
373 sha256h $ABCD,$EFGH,$W0
374 sha256h2 $EFGH,$abcd,$W0
377 ($W0,$W1)=($W1,$W0); push(@MSG,shift(@MSG));
381 add.i32 $W0,$W0,@MSG[0]
383 sha256h $ABCD,$EFGH,$W0
384 sha256h2 $EFGH,$abcd,$W0
386 ld1.32 {$W0},[$Ktbl],#16
[all …]
Dsha256-armv4.pl604 my ($W0,$W1,$ABCD_SAVE,$EFGH_SAVE)=map("q$_",(12..15));
629 vld1.32 {$W0},[$Ktbl]!
641 vadd.i32 $W0,$W0,@MSG[0]
644 sha256h $ABCD,$EFGH,$W0
645 sha256h2 $EFGH,$abcd,$W0
648 ($W0,$W1)=($W1,$W0); push(@MSG,shift(@MSG));
652 vadd.i32 $W0,$W0,@MSG[0]
654 sha256h $ABCD,$EFGH,$W0
655 sha256h2 $EFGH,$abcd,$W0
657 vld1.32 {$W0},[$Ktbl]!
[all …]
Dsha1-armv8.pl242 my ($W0,$W1)=("v20.4s","v21.4s");
267 add.i32 $W0,@Kxx[0],@MSG[0]
274 sha1c $ABCD,$E,$W0 // 0
275 add.i32 $W0,@Kxx[$j],@MSG[2]
289 ($E0,$E1)=($E1,$E0); ($W0,$W1)=($W1,$W0);
298 sha1p $ABCD,$E0,$W0
Dsha1-armv4-large.pl615 my ($W0,$W1,$ABCD_SAVE)=map("q$_",(12..14));
648 vadd.i32 $W0,@Kxx[0],@MSG[0]
656 sha1c $ABCD,$E,$W0
657 vadd.i32 $W0,@Kxx[$j],@MSG[2]
671 ($E0,$E1)=($E1,$E0); ($W0,$W1)=($W1,$W0);
680 sha1p $ABCD,$E0,$W0
/external/libxaac/decoder/armv8/
Dixheaacd_calcmaxspectralline.s71 MOV W0, W4
72 CMP W0, #0
74 CNEG W0, W0, LE
75 CLZ W0, W0
76 SUB W0, W0, #1
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/Mips/msa/
Df16-llvm-ir.ll52 ; ALL: fill.h $w[[W0:[0-9]+]], $[[R0]]
53 ; ALL: fexupr.w $w[[W1:[0-9]+]], $w[[W0]]
80 ; ALL: fill.h $w[[W0:[0-9]+]], $[[R0]]
81 ; ALL: fexupr.w $w[[W1:[0-9]+]], $w[[W0]]
126 ; ALL: fill.h $w[[W0:[0-9]+]], $[[R0]]
127 ; ALL: fexupr.w $w[[W1:[0-9]+]], $w[[W0]]
197 ; ALL: fill.h $w[[W0:[0-9]+]], $[[R0]]
198 ; ALL: fexupr.w $w[[W1:[0-9]+]], $w[[W0]]
232 ; MIPS32: fill.w $w[[W0:[0-9]+]], $[[R0]]
234 ; MIPS32: insert.w $w[[W0]][1], $[[R1]]
[all …]
Dfexuprl.ll14 ; CHECK: ld.h $w[[W0:[0-9]+]], 0(${{[0-9]+}})
15 ; CHECK: fexupl.w $w[[W1:[0-9]+]], $w[[W0]]
21 ; CHECK: fexupr.w $w[[W2:[0-9]+]], $w[[W0]]
/external/llvm/test/CodeGen/Mips/
Dno-odd-spreg-msa.ll35 ; ALL: ld.w $w[[W0:[0-9]+]], 0($[[R0]])
37 ; NOODDSPREG: insve.w $w[[W0]][0], $w[[F0]][0]
38 ; ODDSPREG: insve.w $w[[W0]][0], $w13[0]
42 ; ALL: st.w $w[[W0]], 0($[[R0]])
69 ; ALL: ld.w $w[[W0:[0-9]+]], 0($[[R0]])
71 ; NOODDSPREG: insve.w $w[[W0]][1], $w[[F0]][0]
72 ; ODDSPREG: insve.w $w[[W0]][1], $w13[0]
76 ; ALL: st.w $w[[W0]], 0($[[R0]])
99 ; ALL: move.v $w[[W0:13]], $w12
100 ; NOODDSPREG: move.v $w[[W0:12]], $w13
[all …]
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/Mips/
Dno-odd-spreg-msa.ll35 ; ALL: ld.w $w[[W0:[0-9]+]], 0($[[R0]])
37 ; NOODDSPREG: insve.w $w[[W0]][0], $w[[F0]][0]
38 ; ODDSPREG: insve.w $w[[W0]][0], $w13[0]
42 ; ALL: st.w $w[[W0]], 0($[[R0]])
69 ; ALL: ld.w $w[[W0:[0-9]+]], 0($[[R0]])
71 ; NOODDSPREG: insve.w $w[[W0]][1], $w[[F0]][0]
72 ; ODDSPREG: insve.w $w[[W0]][1], $w13[0]
76 ; ALL: st.w $w[[W0]], 0($[[R0]])
99 ; ALL: move.v $w[[W0:13]], $w12
100 ; NOODDSPREG: move.v $w[[W0:12]], $w13
[all …]
/external/llvm/test/CodeGen/AArch64/
Darm64-unaligned_ldst.ll21 ; CHECK: ldr [[W0:w[0-9]+]], [x1]
22 ; CHECK: str [[W0]], [x0]
34 ; CHECK: ldrh [[W0:w[0-9]+]], [x1]
35 ; CHECK: strh [[W0]], [x0]
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/AArch64/
Darm64-unaligned_ldst.ll21 ; CHECK: ldr [[W0:w[0-9]+]], [x1]
22 ; CHECK: str [[W0]], [x0]
34 ; CHECK: ldrh [[W0:w[0-9]+]], [x1]
35 ; CHECK: strh [[W0]], [x0]
/external/syzkaller/pkg/ifuzz/gen/
Dall-enc-instructions.txt15661 PATTERN: XOPV 0x85 VNP W0 VL128 XMAP8 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() SE_IMM8()
15664 PATTERN: XOPV 0x85 VNP W0 VL128 XMAP8 MOD[0b11] MOD=3 REG[rrr] RM[nnn] SE_IMM8()
15675 PATTERN: XOPV 0x86 VNP W0 VL128 XMAP8 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() SE_IMM8()
15678 PATTERN: XOPV 0x86 VNP W0 VL128 XMAP8 MOD[0b11] MOD=3 REG[rrr] RM[nnn] SE_IMM8()
15689 PATTERN: XOPV 0x87 VNP W0 VL128 XMAP8 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() SE_IMM8()
15692 PATTERN: XOPV 0x87 VNP W0 VL128 XMAP8 MOD[0b11] MOD=3 REG[rrr] RM[nnn] SE_IMM8()
15703 PATTERN: XOPV 0x95 VNP W0 VL128 XMAP8 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() SE_IMM8()
15706 PATTERN: XOPV 0x95 VNP W0 VL128 XMAP8 MOD[0b11] MOD=3 REG[rrr] RM[nnn] SE_IMM8()
15717 PATTERN: XOPV 0x96 VNP W0 VL128 XMAP8 MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM() SE_IMM8()
15720 PATTERN: XOPV 0x96 VNP W0 VL128 XMAP8 MOD[0b11] MOD=3 REG[rrr] RM[nnn] SE_IMM8()
[all …]
/external/llvm/lib/Target/AArch64/
DAArch64CallingConvention.td56 CCIfType<[i32], CCAssignToRegWithShadow<[W0, W1, W2, W3, W4, W5, W6, W7],
66 [W0, W1, W2, W3, W4, W5, W6, W7]>>,
101 CCIfType<[i32], CCAssignToRegWithShadow<[W0, W1, W2, W3, W4, W5, W6, W7],
104 [W0, W1, W2, W3, W4, W5, W6, W7]>>,
145 CCIfType<[i32], CCAssignToRegWithShadow<[W0, W1, W2, W3, W4, W5, W6, W7],
150 [W0, W1, W2, W3, W4, W5, W6]>>>,
155 [W0, W1, W2, W3, W4, W5, W6, W7]>>,
202 // Handle i1, i8, i16, i32, and i64 passing in register X0 (W0).
204 CCIfType<[i32], CCAssignToRegWithShadow<[W0], [X0]>>,
205 CCIfType<[i64], CCAssignToRegWithShadow<[X0], [W0]>>,
[all …]
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AArch64/
DAArch64CallingConvention.td60 CCIfType<[i32], CCAssignToRegWithShadow<[W0, W1, W2, W3, W4, W5, W6, W7],
70 [W0, W1, W2, W3, W4, W5, W6, W7]>>,
107 CCIfType<[i32], CCAssignToRegWithShadow<[W0, W1, W2, W3, W4, W5, W6, W7],
110 [W0, W1, W2, W3, W4, W5, W6, W7]>>,
159 CCIfType<[i32], CCAssignToRegWithShadow<[W0, W1, W2, W3, W4, W5, W6, W7],
164 [W0, W1, W2, W3, W4, W5, W6]>>>,
169 [W0, W1, W2, W3, W4, W5, W6, W7]>>,
217 // Handle i1, i8, i16, i32, and i64 passing in register X0 (W0).
219 CCIfType<[i32], CCAssignToRegWithShadow<[W0], [X0]>>,
220 CCIfType<[i64], CCAssignToRegWithShadow<[X0], [W0]>>,
[all …]
DAArch64CollectLOH.cpp261 static_assert(AArch64::W30 - AArch64::W0 + 1 == N_GPR_REGS, "Number of GPRs"); in mapRegToGPRIndex()
264 if (AArch64::W0 <= Reg && Reg <= AArch64::W30) in mapRegToGPRIndex()
265 return Reg - AArch64::W0; in mapRegToGPRIndex()
/external/mesa3d/src/intel/isl/
Disl.c949 uint32_t W0 = phys_level0_sa->w; in isl_calc_phys_slice0_extent_sa_gen4_2d() local
953 uint32_t W = isl_minify(W0, l); in isl_calc_phys_slice0_extent_sa_gen4_2d()
1045 uint32_t W0 = phys_level0_sa->w; in isl_calc_phys_total_extent_el_gen4_3d() local
1051 uint32_t level_w = isl_align_npot(isl_minify(W0, l), image_align_sa->w); in isl_calc_phys_total_extent_el_gen4_3d()
1098 const uint32_t W0 = phys_level0_sa->w; in isl_calc_phys_total_extent_el_gen6_stencil_hiz() local
1111 const uint32_t W = isl_minify(W0, l); in isl_calc_phys_total_extent_el_gen6_stencil_hiz()
1156 const uint32_t W0 = phys_level0_sa->w; in isl_calc_phys_total_extent_el_gen9_1d() local
1159 uint32_t W = isl_minify(W0, l); in isl_calc_phys_total_extent_el_gen9_1d()
1897 const uint32_t W0 = surf->phys_level0_sa.width; in get_image_offset_sa_gen4_2d() local
1908 uint32_t W = isl_minify(W0, l); in get_image_offset_sa_gen4_2d()
[all …]
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/BPF/
DBPFCallingConv.td31 CCIfType<[i32], CCAssignToRegWithShadow<[W0], [R0]>>,
32 CCIfType<[i64], CCAssignToRegWithShadow<[R0], [W0]>>
/external/deqp/framework/delibs/cmake/
DCFlags.cmake74 set(DE_3RD_PARTY_C_FLAGS "${CMAKE_C_FLAGS} ${MSC_BASE_FLAGS} /W0")
75 set(DE_3RD_PARTY_CXX_FLAGS "${CMAKE_CXX_FLAGS} ${MSC_BASE_FLAGS} /EHsc /W0")
/external/swiftshader/third_party/llvm-7.0/configs/common/lib/Target/AArch64/
DAArch64GenCallingConv.inc137 …AArch64::W0, AArch64::W1, AArch64::W2, AArch64::W3, AArch64::W4, AArch64::W5, AArch64::W6, AArch64…
179 …AArch64::W0, AArch64::W1, AArch64::W2, AArch64::W3, AArch64::W4, AArch64::W5, AArch64::W6, AArch64…
381 …AArch64::W0, AArch64::W1, AArch64::W2, AArch64::W3, AArch64::W4, AArch64::W5, AArch64::W6, AArch64…
398 AArch64::W0, AArch64::W1, AArch64::W2, AArch64::W3, AArch64::W4, AArch64::W5, AArch64::W6
423 …AArch64::W0, AArch64::W1, AArch64::W2, AArch64::W3, AArch64::W4, AArch64::W5, AArch64::W6, AArch64…
737 if (unsigned Reg = State.AllocateReg(AArch64::W0, AArch64::X0)) {
744 if (unsigned Reg = State.AllocateReg(AArch64::X0, AArch64::W0)) {
857 …AArch64::W0, AArch64::W1, AArch64::W2, AArch64::W3, AArch64::W4, AArch64::W5, AArch64::W6, AArch64…
873 …AArch64::W0, AArch64::W1, AArch64::W2, AArch64::W3, AArch64::W4, AArch64::W5, AArch64::W6, AArch64…
966 …AArch64::W0, AArch64::W1, AArch64::W2, AArch64::W3, AArch64::W4, AArch64::W5, AArch64::W6, AArch64…
[all …]
/external/libyuv/files/util/
Dssim.cc72 } W0 = MAKE_WEIGHT(0), W1 = MAKE_WEIGHT(1), W2 = MAKE_WEIGHT(2), variable
270 LOAD_LINE_PAIR(0, W0); in GetSSIMFullKernel()
276 LOAD_LINE_PAIR(6, W0); in GetSSIMFullKernel()

12345678910