Home
last modified time | relevance | path

Searched refs:CONFIG_SYS_PCIE3_MEM_VIRT (Results 1 – 25 of 25) sorted by relevance

/external/u-boot/board/freescale/mpc8572ds/
Dtlb.c46 SET_TLB_ENTRY(1, CONFIG_SYS_PCIE3_MEM_VIRT, CONFIG_SYS_PCIE3_MEM_PHYS,
51 SET_TLB_ENTRY(1, CONFIG_SYS_PCIE3_MEM_VIRT + 0x40000000, CONFIG_SYS_PCIE3_MEM_PHYS + 0x40000000,
55 SET_TLB_ENTRY(1, CONFIG_SYS_PCIE3_MEM_VIRT + 0x50000000, CONFIG_SYS_PCIE3_MEM_PHYS + 0x50000000,
/external/u-boot/board/freescale/p1023rdb/
Dtlb.c45 SET_TLB_ENTRY(1, CONFIG_SYS_PCIE3_MEM_VIRT, CONFIG_SYS_PCIE3_MEM_PHYS,
50 SET_TLB_ENTRY(1, CONFIG_SYS_PCIE3_MEM_VIRT + 0x40000000,
55 SET_TLB_ENTRY(1, CONFIG_SYS_PCIE3_MEM_VIRT + 0x50000000,
/external/u-boot/board/freescale/p1022ds/
Dtlb.c48 SET_TLB_ENTRY(1, CONFIG_SYS_PCIE3_MEM_VIRT, CONFIG_SYS_PCIE3_MEM_PHYS,
53 SET_TLB_ENTRY(1, CONFIG_SYS_PCIE3_MEM_VIRT + 0x40000000,
58 SET_TLB_ENTRY(1, CONFIG_SYS_PCIE3_MEM_VIRT + 0x50000000,
/external/u-boot/board/keymile/kmp204x/
Dtlb.c54 SET_TLB_ENTRY(1, CONFIG_SYS_PCIE3_MEM_VIRT, CONFIG_SYS_PCIE3_MEM_PHYS,
/external/u-boot/include/configs/
Dt4qds.h171 #define CONFIG_SYS_PCIE3_MEM_VIRT 0xc0000000 macro
DP1023RDB.h177 #define CONFIG_SYS_PCIE3_MEM_VIRT 0x80000000 macro
DMPC8544DS.h233 #define CONFIG_SYS_PCIE3_MEM_VIRT 0xb0000000 macro
Dkmp204x.h275 #define CONFIG_SYS_PCIE3_MEM_VIRT 0xa0000000 macro
Dcyrus.h276 #define CONFIG_SYS_PCIE3_MEM_VIRT 0xc0000000 macro
DP2041RDB.h349 #define CONFIG_SYS_PCIE3_MEM_VIRT 0xc0000000 macro
DP1022DS.h425 #define CONFIG_SYS_PCIE3_MEM_VIRT 0x80000000 macro
DMPC8572DS.h375 #define CONFIG_SYS_PCIE3_MEM_VIRT 0x80000000 macro
Dcorenet_ds.h358 #define CONFIG_SYS_PCIE3_MEM_VIRT 0xc0000000 macro
DMPC8536DS.h436 #define CONFIG_SYS_PCIE3_MEM_VIRT 0xa0000000 macro
DT1040QDS.h432 #define CONFIG_SYS_PCIE3_MEM_VIRT 0xa0000000 macro
DT4240RDB.h187 #define CONFIG_SYS_PCIE3_MEM_VIRT 0xc0000000 macro
DT208xRDB.h431 #define CONFIG_SYS_PCIE3_MEM_VIRT 0xb0000000 macro
DT102xRDB.h491 #define CONFIG_SYS_PCIE3_MEM_VIRT 0xa0000000 macro
DT102xQDS.h531 #define CONFIG_SYS_PCIE3_MEM_VIRT 0xa0000000 macro
DT208xQDS.h489 #define CONFIG_SYS_PCIE3_MEM_VIRT 0xb0000000 macro
DT104xRDB.h527 #define CONFIG_SYS_PCIE3_MEM_VIRT 0xa0000000 macro
/external/u-boot/board/freescale/t208xqds/
Dtlb.c79 SET_TLB_ENTRY(1, CONFIG_SYS_PCIE3_MEM_VIRT, CONFIG_SYS_PCIE3_MEM_PHYS,
/external/u-boot/board/freescale/t208xrdb/
Dtlb.c79 SET_TLB_ENTRY(1, CONFIG_SYS_PCIE3_MEM_VIRT, CONFIG_SYS_PCIE3_MEM_PHYS,
/external/u-boot/drivers/pci/
Dfsl_pci_init.c271 #ifdef CONFIG_SYS_PCIE3_MEM_VIRT in fsl_pcie_boot_master_release_slave()
273 release_addr = CONFIG_SYS_PCIE3_MEM_VIRT in fsl_pcie_boot_master_release_slave()
/external/u-boot/scripts/
Dconfig_whitelist.txt3571 CONFIG_SYS_PCIE3_MEM_VIRT