Home
last modified time | relevance | path

Searched refs:V10 (Results 1 – 25 of 49) sorted by relevance

12

/external/libxaac/decoder/armv8/
Dixheaacd_overlap_add2.s82 LD2 {V10.4H, V11.4H}, [X3], #16
96 UMULL V19.4S, V8.4H, V10.4H
106 SMLAL V19.4S, V9.4H, V10.4H
117 LD2 {V10.4H, V11.4H}, [X3], #16
143 UMULL V19.4S, V8.4H, V10.4H
149 SMLAL V19.4S, V9.4H, V10.4H
213 LD2 {V10.4H, V11.4H}, [X11], X12
222 REV64 V10.4H, V10.4H
246 UMLSL V19.4S, V12.4H, V10.4H
257 SMLSL V19.4S, V13.4H, V10.4H
[all …]
Dixheaacd_sbr_imdct_using_fft.s173 LD2 {V10.S, V11.S}[0], [X5] , X1
184 LD2 {V10.S, V11.S}[1], [X6] , X1
193 LD2 {V10.S, V11.S}[2], [X7] , X1
202 LD2 {V10.S, V11.S}[3], [X11] , X1
224 ADD V15.4S, V10.4S, V1.4S
225 SUB V13.4S, V10.4S, V1.4S
226 ADD V10.4S, V11.4S, V2.4S
231 ADD V17.4S, V14.4S, V10.4S
232 SUB V15.4S, V14.4S, V10.4S
235 SUB V10.4S, V16.4S, V12.4S
[all …]
Dixheaacd_overlap_add1.s65 DUP V10.4S, W7
108 SQADD V14.4S, V14.4S, V10.4S
127 SQADD V8.4S, V8.4S, V10.4S
190 SQADD V14.4S, V14.4S, V10.4S
195 SQADD V8.4S, V8.4S, V10.4S
244 SQADD V14.4S, V14.4S, V10.4S
256 SQADD V8.4S, V8.4S, V10.4S
306 SQADD V14.4S, V14.4S, V10.4S
307 SQADD V8.4S, V8.4S, V10.4S
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/Hexagon/autohvx/
Disel-expand-unaligned-loads.ll14 ; CHECK-DAG: v[[V10:[0-9]+]] = vmem(r[[B01:[0-9]+]]+#0)
18 ; CHECK-DAG: valign(v[[V11]],v[[V10]],r[[B01]])
Dbswap.ll23 ; CHECK: [[V10:v[0-9]+]] = vsplat([[R10]])
24 ; CHECK: v0 = vdelta(v0,[[V10]])
/external/jacoco/org.jacoco.core.test/src/org/jacoco/core/instr/
DClassFileVersionsTest.java26 import static org.objectweb.asm.Opcodes.V10;
104 testVersion(V10, true); in test_10()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Hexagon/
DHexagonCallingConv.td87 CCAssignToReg<[V0,V1,V2,V3,V4,V5,V6,V7,V8,V9,V10,V11,V12,V13,V14,V15]>>>,
101 CCAssignToReg<[V0,V1,V2,V3,V4,V5,V6,V7,V8,V9,V10,V11,V12,V13,V14,V15]>>>,
DHexagonRegisterInfo.cpp70 V0, V1, V2, V3, V4, V5, V6, V7, V8, V9, V10, V11, V12, V13, in getCallerSavedRegs()
/external/sonivox/arm-wt-22k/vectors/
Dabba.imy8 VOLUME:V10
/external/libchrome/mojo/public/interfaces/bindings/tests/
Dtest_structs.mojom208 const int32 V10 = -2147483648;
233 int32 f10 = V10;
264 const uint64 V10 = 1234567890123456;
280 uint64 f10 = V10;
/external/opencensus-java/api/src/test/java/io/opencensus/stats/
DViewDataTest.java223 createView(DISTRIBUTION), ImmutableMap.of(Arrays.asList(V10, V20), CountData.create(100))); in preventAggregationAndAggregationDataMismatch_Distribution_Count()
274 private static final TagValue V10 = TagValue.create("v10"); field in ViewDataTest
289 Arrays.asList(V10, V20),
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/ARM/
Dsmlad11.ll9 ; CHECK: [[V10:%[0-9]+]] = bitcast i16* %arrayidx to i32*
10 ; CHECK: [[V11:%[0-9]+]] = load i32, i32* [[V10]], align 2
Dsmlad0.ll68 ; CHECK: %mac1{{\.}}058 = phi i32 [ [[V10:%[0-9]+]], %for.body ], [ 0, %for.body.preheader ]
70 ; CHECK: [[V10]] = call i32 @llvm.arm.smlad(i32 %{{.*}}, i32 %{{.*}}, i32 %mac1{{\.}}058)
/external/jacoco/org.jacoco.core.test/src/org/jacoco/core/internal/data/
DCRC64Test.java31 CRC64.classId(createClass(Opcodes.V10))); in except_java_9_checksums_should_be_different_for_different_bytecode_versions()
/external/jacoco/org.jacoco.core/src/org/jacoco/core/internal/
DContentTypeDetector.java86 case Opcodes.V10: in determineType()
/external/jacoco/org.jacoco.core.test/src/org/jacoco/core/internal/instr/
DInstrSupportTest.java127 assertTrue(InstrSupport.needsFrames(Opcodes.V10)); in needFrames_should_return_true_for_versions_greater_than_or_equal_to_1_6()
/external/swiftshader/third_party/llvm-7.0/llvm/test/Transforms/InstCombine/X86/
Dx86-vec_demanded_elts.ll32 ; CHECK-NEXT: [[V10:%.*]] = insertelement <4 x float> undef, float %f, i32 0
33 ; CHECK-NEXT: [[TMP1:%.*]] = tail call i64 @llvm.x86.sse.cvtss2si64(<4 x float> [[V10]])
/external/llvm/lib/Target/Hexagon/
DHexagonRegisterInfo.cpp70 V0, V1, V2, V3, V4, V5, V6, V7, V8, V9, V10, V11, V12, V13, in getCallerSavedRegs()
DHexagonRegisterInfo.td188 def W5 : Rd<10, "v11:10", [V10, V11]>, DwarfRegNum<[109]>;
274 V0, V1, V2, V3, V4, V5, V6, V7, V8, V9, V10, V11,
/external/llvm/lib/Target/SystemZ/MCTargetDesc/
DSystemZMCTargetDesc.cpp104 SystemZ::V8, SystemZ::V9, SystemZ::V10, SystemZ::V11,
/external/cpuinfo/test/build.prop/
Dzenfone-2.log111 bt.version.driver=V10.00.02
/external/clang/test/Parser/
DMicrosoftExtensions.cpp320 …__declspec(property(get=GetV,)) int V10; // expected-error {{expected 'get' or 'put' in property d…
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/SystemZ/MCTargetDesc/
DSystemZMCTargetDesc.cpp104 SystemZ::V8, SystemZ::V9, SystemZ::V10, SystemZ::V11,
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/PowerPC/
DPPCCallingConv.td245 V8, V9, V10, V11, V12, V13]>>>,
250 V8, V9, V10, V11, V12, V13]>>>,
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/PowerPC/Disassembler/
DPPCDisassembler.cpp106 PPC::V8, PPC::V9, PPC::V10, PPC::V11,
126 PPC::V8, PPC::V9, PPC::V10, PPC::V11,

12