Home
last modified time | relevance | path

Searched refs:clr (Results 1 – 25 of 109) sorted by relevance

12345

/external/pdfium/third_party/lcms/src/
Dcmscam02.c103 CAM02COLOR XYZtoCAT02(CAM02COLOR clr) in XYZtoCAT02() argument
105 clr.RGB[0] = (clr.XYZ[0] * 0.7328) + (clr.XYZ[1] * 0.4296) + (clr.XYZ[2] * -0.1624); in XYZtoCAT02()
106 clr.RGB[1] = (clr.XYZ[0] * -0.7036) + (clr.XYZ[1] * 1.6975) + (clr.XYZ[2] * 0.0061); in XYZtoCAT02()
107 clr.RGB[2] = (clr.XYZ[0] * 0.0030) + (clr.XYZ[1] * 0.0136) + (clr.XYZ[2] * 0.9834); in XYZtoCAT02()
109 return clr; in XYZtoCAT02()
113 CAM02COLOR ChromaticAdaptation(CAM02COLOR clr, cmsCIECAM02* pMod) in ChromaticAdaptation() argument
118 clr.RGBc[i] = ((pMod -> adoptedWhite.XYZ[1] * in ChromaticAdaptation()
120 (1.0 - pMod->D)) * clr.RGB[i]; in ChromaticAdaptation()
123 return clr; in ChromaticAdaptation()
128 CAM02COLOR CAT02toHPE(CAM02COLOR clr) in CAT02toHPE() argument
[all …]
/external/angle/third_party/spirv-tools/src/source/
Dprint.cpp22 clr::reset::operator const char*() { return "\x1b[0m"; } in operator const char*()
24 clr::grey::operator const char*() { return "\x1b[1;30m"; } in operator const char*()
26 clr::red::operator const char*() { return "\x1b[31m"; } in operator const char*()
28 clr::green::operator const char*() { return "\x1b[32m"; } in operator const char*()
30 clr::yellow::operator const char*() { return "\x1b[33m"; } in operator const char*()
32 clr::blue::operator const char*() { return "\x1b[34m"; } in operator const char*()
57 clr::reset::operator const char*() { in operator const char*()
65 clr::grey::operator const char*() { in operator const char*()
73 clr::red::operator const char*() { in operator const char*()
81 clr::green::operator const char*() { in operator const char*()
[all …]
Ddisassemble.cpp94 if (color_) out_.get() << spvtools::clr::reset{print_}; in ResetColor()
98 if (color_) out_.get() << spvtools::clr::grey{print_}; in SetGrey()
102 if (color_) out_.get() << spvtools::clr::blue{print_}; in SetBlue()
106 if (color_) out_.get() << spvtools::clr::yellow{print_}; in SetYellow()
110 if (color_) out_.get() << spvtools::clr::red{print_}; in SetRed()
114 if (color_) out_.get() << spvtools::clr::green{print_}; in SetGreen()
/external/deqp-deps/SPIRV-Tools/source/
Dprint.cpp22 clr::reset::operator const char*() { return "\x1b[0m"; } in operator const char*()
24 clr::grey::operator const char*() { return "\x1b[1;30m"; } in operator const char*()
26 clr::red::operator const char*() { return "\x1b[31m"; } in operator const char*()
28 clr::green::operator const char*() { return "\x1b[32m"; } in operator const char*()
30 clr::yellow::operator const char*() { return "\x1b[33m"; } in operator const char*()
32 clr::blue::operator const char*() { return "\x1b[34m"; } in operator const char*()
57 clr::reset::operator const char*() { in operator const char*()
65 clr::grey::operator const char*() { in operator const char*()
73 clr::red::operator const char*() { in operator const char*()
81 clr::green::operator const char*() { in operator const char*()
[all …]
Ddisassemble.cpp94 if (color_) out_.get() << spvtools::clr::reset{print_}; in ResetColor()
98 if (color_) out_.get() << spvtools::clr::grey{print_}; in SetGrey()
102 if (color_) out_.get() << spvtools::clr::blue{print_}; in SetBlue()
106 if (color_) out_.get() << spvtools::clr::yellow{print_}; in SetYellow()
110 if (color_) out_.get() << spvtools::clr::red{print_}; in SetRed()
114 if (color_) out_.get() << spvtools::clr::green{print_}; in SetGreen()
/external/swiftshader/third_party/SPIRV-Tools/source/
Dprint.cpp22 clr::reset::operator const char*() { return "\x1b[0m"; } in operator const char*()
24 clr::grey::operator const char*() { return "\x1b[1;30m"; } in operator const char*()
26 clr::red::operator const char*() { return "\x1b[31m"; } in operator const char*()
28 clr::green::operator const char*() { return "\x1b[32m"; } in operator const char*()
30 clr::yellow::operator const char*() { return "\x1b[33m"; } in operator const char*()
32 clr::blue::operator const char*() { return "\x1b[34m"; } in operator const char*()
57 clr::reset::operator const char*() { in operator const char*()
65 clr::grey::operator const char*() { in operator const char*()
73 clr::red::operator const char*() { in operator const char*()
81 clr::green::operator const char*() { in operator const char*()
[all …]
Ddisassemble.cpp92 if (color_) out_.get() << spvtools::clr::reset{print_}; in ResetColor()
96 if (color_) out_.get() << spvtools::clr::grey{print_}; in SetGrey()
100 if (color_) out_.get() << spvtools::clr::blue{print_}; in SetBlue()
104 if (color_) out_.get() << spvtools::clr::yellow{print_}; in SetYellow()
108 if (color_) out_.get() << spvtools::clr::red{print_}; in SetRed()
112 if (color_) out_.get() << spvtools::clr::green{print_}; in SetGreen()
/external/u-boot/arch/x86/include/asm/arch-quark/
Dmsg_port.h108 #define msg_port_generic_clrsetbits(type, port, reg, clr, set) \ argument
111 & ~(clr)) | (set))
113 #define msg_port_clrbits(port, reg, clr) \ argument
114 msg_port_generic_clrsetbits(normal, port, reg, clr, 0)
117 #define msg_port_clrsetbits(port, reg, clr, set) \ argument
118 msg_port_generic_clrsetbits(normal, port, reg, clr, set)
120 #define msg_port_alt_clrbits(port, reg, clr) \ argument
121 msg_port_generic_clrsetbits(alt, port, reg, clr, 0)
124 #define msg_port_alt_clrsetbits(port, reg, clr, set) \ argument
125 msg_port_generic_clrsetbits(alt, port, reg, clr, set)
[all …]
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/AVR/
Dinst-clr.s6 clr r2
7 clr r12
8 clr r5
9 clr r0
11 ; CHECK: clr r2 ; encoding: [0x22,0x24]
12 ; CHECK: clr r12 ; encoding: [0xcc,0x24]
13 ; CHECK: clr r5 ; encoding: [0x55,0x24]
14 ; CHECK: clr r0 ; encoding: [0x00,0x24]
/external/u-boot/arch/arm/include/asm/arch-rockchip/
Dhardware.h9 #define RK_CLRSETBITS(clr, set) ((((clr) | (set)) << 16) | (set)) argument
11 #define RK_CLRBITS(clr) RK_CLRSETBITS(clr, 0) argument
13 #define rk_clrsetreg(addr, clr, set) \ argument
14 writel(((clr) | (set)) << 16 | (set), addr)
15 #define rk_clrreg(addr, clr) writel((clr) << 16, addr) argument
/external/mesa3d/src/gallium/drivers/etnaviv/
Detnaviv_blt.c221 struct blt_clear_op clr = {}; in etna_blit_clear_color_blt() local
222 clr.dest.addr.bo = res->bo; in etna_blit_clear_color_blt()
223 clr.dest.addr.offset = surf->surf.offset; in etna_blit_clear_color_blt()
224 clr.dest.addr.flags = ETNA_RELOC_WRITE; in etna_blit_clear_color_blt()
225 clr.dest.bpp = util_format_get_blocksize(surf->base.format); in etna_blit_clear_color_blt()
226 clr.dest.stride = surf->surf.stride; in etna_blit_clear_color_blt()
227 clr.dest.tiling = res->layout; in etna_blit_clear_color_blt()
230 clr.dest.use_ts = 1; in etna_blit_clear_color_blt()
231 clr.dest.ts_addr.bo = res->ts_bo; in etna_blit_clear_color_blt()
232 clr.dest.ts_addr.offset = surf->level->ts_offset; in etna_blit_clear_color_blt()
[all …]
/external/u-boot/board/samsung/odroid/
Dodroid.c104 unsigned int set, clr, clr_src_cpu, clr_pll_con0, clr_src_dmc; in board_clock_init() local
160 clr = CORE_RATIO(7) | COREM0_RATIO(7) | COREM1_RATIO(7) | in board_clock_init()
164 clrsetbits_le32(&clk->div_cpu0, clr, set); in board_clock_init()
176 clr = COPY_RATIO(7) | HPM_RATIO(7) | CORES_RATIO(7); in board_clock_init()
179 clrsetbits_le32(&clk->div_cpu1, clr, set); in board_clock_init()
232 clr = ACP_RATIO(7) | ACP_PCLK_RATIO(7) | DPHY_RATIO(7) | in board_clock_init()
249 clrsetbits_le32(&clk->div_dmc0, clr, set); in board_clock_init()
256 clr = G2D_ACP_RATIO(15) | C2C_RATIO(7) | PWI_RATIO(15) | in board_clock_init()
272 clrsetbits_le32(&clk->div_dmc1, clr, set); in board_clock_init()
279 clr = UART0_SEL(15) | UART1_SEL(15) | UART2_SEL(15) | in board_clock_init()
[all …]
/external/deqp-deps/amber/src/amberscript/
Dparser_clear_color_test.cc49 auto* clr = cmd->AsClearColor(); in TEST_F() local
50 EXPECT_FLOAT_EQ(255.f / 255.f, clr->GetR()); in TEST_F()
51 EXPECT_FLOAT_EQ(128.f / 255.f, clr->GetG()); in TEST_F()
52 EXPECT_FLOAT_EQ(64.f / 255.f, clr->GetB()); in TEST_F()
53 EXPECT_FLOAT_EQ(32.f / 255.f, clr->GetA()); in TEST_F()
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/AVR/
Dzext.ll7 ; CHECK: clr r25
14 ; clr R25
18 ; CHECK: clr r25
24 ; clr R25
Dmul.ll6 ; CHECK: clr r1
19 ; CHECK: clr r1
22 ; CHECK: clr r1
Dinterrupts.ll10 ; CHECK: clr r0
26 ; CHECK: clr r0
/external/u-boot/drivers/net/
Dpic32_eth.c66 writel(ETHCON_ON | ETHCON_TXRTS | ETHCON_RXEN, &ectl_p->con1.clr); in pic32_mii_init()
80 writel(EMAC_SOFTRESET, &emac_p->cfg1.clr); /* reset deassert */ in pic32_mii_init()
86 writel(EMAC_RMII_RESET, &emac_p->supp.clr); in pic32_mii_init()
144 writel(EMAC_FULLDUP, &emac_p->cfg2.clr); in pic32_mac_adjust_link()
153 writel(EMAC_RMII_SPD100, &emac_p->supp.clr); in pic32_mac_adjust_link()
199 writel(EMAC_RMII_SPD100, &emac_p->supp.clr); in pic32_mac_init()
241 writel(ETHCON_ON | ETHCON_TXRTS | ETHCON_RXEN, &ectl_p->con1.clr); in pic32_ctrl_reset()
251 writel(0xffffffff, &ectl_p->irq.clr); in pic32_ctrl_reset()
254 writel(0xffffffff, &ectl_p->txst.clr); in pic32_ctrl_reset()
255 writel(0xffffffff, &ectl_p->rxst.clr); in pic32_ctrl_reset()
[all …]
/external/u-boot/drivers/video/
Dconsole_rotate.c14 static int console_set_row_1(struct udevice *dev, uint row, int clr) in console_set_row_1() argument
30 *dst++ = clr; in console_set_row_1()
38 *dst++ = clr; in console_set_row_1()
46 *dst++ = clr; in console_set_row_1()
143 static int console_set_row_2(struct udevice *dev, uint row, int clr) in console_set_row_2() argument
158 *dst++ = clr; in console_set_row_2()
166 *dst++ = clr; in console_set_row_2()
174 *dst++ = clr; in console_set_row_2()
268 static int console_set_row_3(struct udevice *dev, uint row, int clr) in console_set_row_3() argument
283 *dst++ = clr; in console_set_row_3()
[all …]
Dconsole_truetype.c124 static int console_truetype_set_row(struct udevice *dev, uint row, int clr) in console_truetype_set_row() argument
139 *dst++ = clr; in console_truetype_set_row()
148 *dst++ = clr; in console_truetype_set_row()
157 *dst++ = clr; in console_truetype_set_row()
317 int xend, int yend, int clr) in console_truetype_erase() argument
333 *dst++ = clr; in console_truetype_erase()
342 *dst++ = clr; in console_truetype_erase()
351 *dst++ = clr; in console_truetype_erase()
Dconsole_normal.c16 static int console_normal_set_row(struct udevice *dev, uint row, int clr) in console_normal_set_row() argument
30 *dst++ = clr; in console_normal_set_row()
38 *dst++ = clr; in console_normal_set_row()
46 *dst++ = clr; in console_normal_set_row()
/external/u-boot/common/
Dlcd_console_rotation.c31 static inline void console_setrow90(struct console_t *pcons, u32 row, int clr) in console_setrow90() argument
40 *dst-- = clr; in console_setrow90()
86 static inline void console_setrow180(struct console_t *pcons, u32 row, int clr) in console_setrow180() argument
94 *dst++ = clr; in console_setrow180()
133 static inline void console_setrow270(struct console_t *pcons, u32 row, int clr) in console_setrow270() argument
141 *dst++ = clr; in console_setrow270()
/external/u-boot/drivers/spi/
Dbcm63xx_hsspi.c142 uint32_t clr, set; in bcm63xx_hsspi_activate_cs() local
153 clr = SPI_PFL_SIG_LAUNCHRIS_MASK | in bcm63xx_hsspi_activate_cs()
167 clrsetbits_32(priv->regs + SPI_PFL_SIG_REG(plat->cs), clr, set); in bcm63xx_hsspi_activate_cs()
171 clr = 0; in bcm63xx_hsspi_activate_cs()
175 clr |= BIT(plat->cs); in bcm63xx_hsspi_activate_cs()
181 clr |= BIT(!plat->cs); in bcm63xx_hsspi_activate_cs()
185 clrsetbits_32(priv->regs + SPI_CTL_REG, clr, set); in bcm63xx_hsspi_activate_cs()
/external/u-boot/drivers/gpio/
Dpic32_gpio.c57 writel(mask, &priv->regs->port.clr); in pic32_gpio_set_value()
81 writel(mask, &priv->regs->ansel.clr); in pic32_gpio_direction_input()
93 writel(mask, &priv->regs->ansel.clr); in pic32_gpio_direction_output()
94 writel(mask, &priv->regs->tris.clr); in pic32_gpio_direction_output()
/external/toybox/lib/
Dargs.c145 struct opts *clr; in gotflag() local
149 for (clr=gof->opts, i=1; clr; clr = clr->next, i<<=1) in gotflag()
150 if (clr->arg && (i & toys.optflags & opt->dex[0])) *clr->arg = 0; in gotflag()
/external/mesa3d/src/mesa/sparc/
Dsparc_clip.S84 clr %l2
85 clr %l0
152 clr %g3 ! IEU0
173 clr %l2
174 clr %l0
222 clr %g3 ! IEU0

12345