Home
last modified time | relevance | path

Searched refs:lhu (Results 1 – 25 of 154) sorted by relevance

1234567

/external/llvm-project/llvm/test/CodeGen/RISCV/
Durem-vector-lkk.ll23 ; RV32I-NEXT: lhu s2, 12(a1)
24 ; RV32I-NEXT: lhu s3, 8(a1)
25 ; RV32I-NEXT: lhu s0, 4(a1)
26 ; RV32I-NEXT: lhu a2, 0(a1)
59 ; RV32IM-NEXT: lhu a6, 12(a1)
60 ; RV32IM-NEXT: lhu a3, 8(a1)
61 ; RV32IM-NEXT: lhu a4, 0(a1)
62 ; RV32IM-NEXT: lhu a1, 4(a1)
111 ; RV64I-NEXT: lhu s2, 24(a1)
112 ; RV64I-NEXT: lhu s3, 16(a1)
[all …]
Dfp16-promote.ll20 ; CHECK-NEXT: lhu a0, 0(a0)
35 ; CHECK-NEXT: lhu a0, 0(a0)
92 ; CHECK-NEXT: lhu a0, 0(a0)
95 ; CHECK-NEXT: lhu a0, 0(s0)
123 ; CHECK-NEXT: lhu a0, 0(a0)
126 ; CHECK-NEXT: lhu a0, 0(s0)
Dzext-with-load-is-free.ll5 ; TODO: lbu and lhu should be selected to avoid the unnecessary masking.
47 ; RV32I-NEXT: lhu a1, %lo(shorts)(a0)
49 ; RV32I-NEXT: lhu a0, 2(a0)
Dmem.ll66 define i32 @lhu(i16 *%a) nounwind {
67 ; RV32I-LABEL: lhu:
69 ; RV32I-NEXT: lhu a1, 10(a0)
70 ; RV32I-NEXT: lhu a0, 0(a0)
Dmem64.ll68 define i64 @lhu(i16 *%a) nounwind {
69 ; RV64I-LABEL: lhu:
71 ; RV64I-NEXT: lhu a1, 10(a0)
72 ; RV64I-NEXT: lhu a0, 0(a0)
/external/llvm-project/llvm/test/CodeGen/Mips/Fast-ISel/
Dshftopm.ll26 ; CHECK-DAG: lhu $[[S1:[0-9]+]], 0($[[S1_ADDR]])
27 ; CHECK-DAG: lhu $[[S2:[0-9]+]], 0($[[S2_ADDR]])
44 ; CHECK-DAG: lhu $[[S1:[0-9]+]], 0($[[S1_ADDR]])
64 ; CHECK-DAG: lhu $[[US1:[0-9]+]], 0($[[US1_ADDR]])
65 ; CHECK-DAG: lhu $[[US2:[0-9]+]], 0($[[US2_ADDR]])
81 ; CHECK-DAG: lhu $[[US1:[0-9]+]], 0($[[US1_ADDR]])
100 ; CHECK-DAG: lhu $[[S1:[0-9]+]], 0($[[S1_ADDR]])
101 ; CHECK-DAG: lhu $[[S2:[0-9]+]], 0($[[S2_ADDR]])
118 ; CHECK-DAG: lhu $[[S1:[0-9]+]], 0($[[S1_ADDR]])
Dlogopm.ll431 ; CHECK-DAG: lhu $[[US1:[0-9]+]], 0($[[US1_ADDR]])
432 ; CHECK-DAG: lhu $[[US2:[0-9]+]], 0($[[US2_ADDR]])
451 ; CHECK-DAG: lhu $[[US1:[0-9]+]], 0($[[US1_ADDR]])
471 ; CHECK-DAG: lhu $[[US1:[0-9]+]], 0($[[US1_ADDR]])
493 ; CHECK-DAG: lhu $[[US1:[0-9]+]], 0($[[US1_ADDR]])
494 ; CHECK-DAG: lhu $[[US2:[0-9]+]], 0($[[US2_ADDR]])
522 ; CHECK-DAG: lhu $[[US1:[0-9]+]], 0($[[US1_ADDR]])
544 ; CHECK-DAG: lhu $[[US1:[0-9]+]], 0($[[US1_ADDR]])
545 ; CHECK-DAG: lhu $[[US2:[0-9]+]], 0($[[US2_ADDR]])
564 ; CHECK-DAG: lhu $[[US1:[0-9]+]], 0($[[US1_ADDR]])
[all …]
Dloadstoreconv.ll101 ; CHECK: lhu $[[REG1:[0-9]+]], 0(${{[0-9]+}})
118 ; mips32r2: lhu $[[REG1:[0-9]+]], 0(${{[0-9]+}})
120 ; mips32: lhu $[[REG1:[0-9]+]], 0(${{[0-9]+}})
Dretabi.ll34 ; CHECK: lhu $2, 0($[[REG_S_ADDR]])
48 ; CHECK: lhu $[[REG_S:[0-9]+]], 0($[[REG_S_ADDR]])
/external/llvm/test/CodeGen/Mips/Fast-ISel/
Dshftopm.ll26 ; CHECK-DAG: lhu $[[S1:[0-9]+]], 0($[[S1_ADDR]])
27 ; CHECK-DAG: lhu $[[S2:[0-9]+]], 0($[[S2_ADDR]])
44 ; CHECK-DAG: lhu $[[S1:[0-9]+]], 0($[[S1_ADDR]])
64 ; CHECK-DAG: lhu $[[US1:[0-9]+]], 0($[[US1_ADDR]])
65 ; CHECK-DAG: lhu $[[US2:[0-9]+]], 0($[[US2_ADDR]])
81 ; CHECK-DAG: lhu $[[US1:[0-9]+]], 0($[[US1_ADDR]])
100 ; CHECK-DAG: lhu $[[S1:[0-9]+]], 0($[[S1_ADDR]])
101 ; CHECK-DAG: lhu $[[S2:[0-9]+]], 0($[[S2_ADDR]])
118 ; CHECK-DAG: lhu $[[S1:[0-9]+]], 0($[[S1_ADDR]])
Dlogopm.ll431 ; CHECK-DAG: lhu $[[US1:[0-9]+]], 0($[[US1_ADDR]])
432 ; CHECK-DAG: lhu $[[US2:[0-9]+]], 0($[[US2_ADDR]])
451 ; CHECK-DAG: lhu $[[US1:[0-9]+]], 0($[[US1_ADDR]])
471 ; CHECK-DAG: lhu $[[US1:[0-9]+]], 0($[[US1_ADDR]])
493 ; CHECK-DAG: lhu $[[US1:[0-9]+]], 0($[[US1_ADDR]])
494 ; CHECK-DAG: lhu $[[US2:[0-9]+]], 0($[[US2_ADDR]])
522 ; CHECK-DAG: lhu $[[US1:[0-9]+]], 0($[[US1_ADDR]])
544 ; CHECK-DAG: lhu $[[US1:[0-9]+]], 0($[[US1_ADDR]])
545 ; CHECK-DAG: lhu $[[US2:[0-9]+]], 0($[[US2_ADDR]])
564 ; CHECK-DAG: lhu $[[US1:[0-9]+]], 0($[[US1_ADDR]])
[all …]
Dloadstoreconv.ll101 ; CHECK: lhu $[[REG1:[0-9]+]], 0(${{[0-9]+}})
118 ; mips32r2: lhu $[[REG1:[0-9]+]], 0(${{[0-9]+}})
120 ; mips32: lhu $[[REG1:[0-9]+]], 0(${{[0-9]+}})
/external/llvm-project/llvm/test/MC/Mips/
Dmicromips-expansions.s68 lhu $4, 0x8000
70 # CHECK-LE: lhu $4, -32768($4)
72 lhu $4, 0x20004($3)
75 # CHECK-LE: lhu $4, 4($4)
Dmips-memory-instructions.s30 # CHECK: lhu $4, 4($5) # encoding: [0x04,0x00,0xa4,0x94]
40 lhu $4, 4($5)
Dmicromips-loadstore-instructions.s15 # CHECK-EL: lhu $4, 8($2) # encoding: [0x82,0x34,0x08,0x00]
74 # CHECK-EB: lhu $4, 8($2) # encoding: [0x34,0x82,0x00,0x08]
130 lhu $4, 8($2)
/external/llvm/test/CodeGen/Mips/
Dunalignedload.ll31 ; MIPS32R6-DAG: lhu $[[PART1:[0-9]+]], 2($[[R0]])
64 ; FIXME: We should be able to do better than this using lhu
66 ; MIPS32R6-EL-DAG: lhu $[[T0:[0-9]+]], 4($[[R2]])
71 ; FIXME: We should be able to do better than this using lhu
73 ; MIPS32R6-EB-DAG: lhu $[[T0:[0-9]+]], 4($[[R2]])
/external/llvm-project/llvm/test/CodeGen/Mips/
Dunalignedload.ll31 ; MIPS32R6-DAG: lhu $[[PART1:[0-9]+]], 2($[[R0]])
64 ; FIXME: We should be able to do better than this using lhu
66 ; MIPS32R6-EL-DAG: lhu $[[T0:[0-9]+]], 4($[[R2]])
71 ; FIXME: We should be able to do better than this using lhu
73 ; MIPS32R6-EB-DAG: lhu $[[T0:[0-9]+]], 4($[[R2]])
/external/llvm-project/llvm/test/CodeGen/Mips/cconv/
Dreturn-struct.ll69 ; O32-DAG: lhu [[R2:\$[0-9]+]], %lo(struct_2byte)([[R1]])
71 ; O32-DAG: lhu $2, 0([[SP:\$sp]])
74 ; N32-LE-DAG: lhu [[R2:\$[0-9]+]], %lo(struct_2byte)([[R1]])
79 ; N32-BE-DAG: lhu [[R2:\$[0-9]+]], %lo(struct_2byte)([[R1]])
86 ; N64-LE-DAG: lhu [[R2:\$[0-9]+]], %lo(struct_2byte)([[R1]])
92 ; N64-BE-DAG: lhu [[R2:\$[0-9]+]], %lo(struct_2byte)($[[R1]])
111 ; O32-BE-DAG: lhu [[R1:\$[0-9]+]], 4([[PTR_LO]])
119 ; O32-LE-DAG: lhu $3, 4([[PTR_LO]])
133 ; N32-BE-DAG: lhu [[R3:\$[0-9]+]], 4([[PTR_LO]])
146 ; N64-BE-DAG: lhu [[R3:\$[0-9]+]], 4([[PTR]])
/external/llvm/test/CodeGen/Mips/cconv/
Dreturn-struct.ll63 ; O32-DAG: lhu [[R2:\$[0-9]+]], %lo(struct_2byte)([[R1]])
65 ; O32-DAG: lhu $2, 0([[SP:\$sp]])
68 ; N32-LE-DAG: lhu [[R2:\$[0-9]+]], %lo(struct_2byte)([[R1]])
73 ; N32-BE-DAG: lhu [[R2:\$[0-9]+]], %lo(struct_2byte)([[R1]])
79 ; N64-LE-DAG: lhu [[R2:\$[0-9]+]], 0([[R1]])
84 ; N64-BE-DAG: lhu [[R2:\$[0-9]+]], 0([[R1]])
103 ; O32-BE-DAG: lhu [[R1:\$[0-9]+]], 4([[PTR_LO]])
111 ; O32-LE-DAG: lhu $3, 4([[PTR_LO]])
125 ; N32-BE-DAG: lhu [[R3:\$[0-9]+]], 4([[PTR_LO]])
138 ; N64-BE-DAG: lhu [[R3:\$[0-9]+]], 4([[PTR]])
/external/llvm/test/MC/Mips/
Dmips-memory-instructions.s30 # CHECK: lhu $4, 4($5) # encoding: [0x04,0x00,0xa4,0x94]
40 lhu $4, 4($5)
Dmicromips-loadstore-instructions.s15 # CHECK-EL: lhu $4, 8($2) # encoding: [0x82,0x34,0x08,0x00]
61 # CHECK-EB: lhu $4, 8($2) # encoding: [0x34,0x82,0x00,0x08]
104 lhu $4, 8($2)
/external/llvm-project/llvm/test/CodeGen/Mips/GlobalISel/llvm-ir/
DtruncStore_and_aExtLoad.ll18 ; MIPS32-NEXT: lhu $2, 0($4)
56 ; MIPS32-NEXT: lhu $1, 0($5)
/external/capstone/suite/MC/Mips/
Dmicromips-loadstore-instructions.s.cs5 0x82,0x34,0x08,0x00 = lhu $a0, 8($v0)
Dmicromips-loadstore-instructions-EB.s.cs5 0x34,0x82,0x00,0x08 = lhu $a0, 8($v0)
Dmips-memory-instructions.s.cs13 0x04,0x00,0xa4,0x94 = lhu $a0, 4($a1)

1234567