Searched refs:sbinvi (Results 1 – 5 of 5) sorted by relevance
/external/llvm-project/llvm/test/MC/RISCV/ |
D | rv32zbs-invalid.s | 22 sbinvi t0, t1 # CHECK: :[[@LINE]]:1: error: too few operands for instruction label 24 sbinvi t0, t1, 32 # CHECK: :[[@LINE]]:16: error: immediate must be an integer in the range [0, 31] label 25 sbinvi t0, t1, -1 # CHECK: :[[@LINE]]:16: error: immediate must be an integer in the range [0, 31] label
|
D | rv32zbs-valid.s | 33 # CHECK-ASM-AND-OBJ: sbinvi t0, t1, 1 35 sbinvi t0, t1, 1 label
|
/external/llvm-project/llvm/test/CodeGen/RISCV/ |
D | rv64Zbs.ll | 1061 ; RV64IB-NEXT: sbinvi a0, a0, 11 1066 ; RV64IBS-NEXT: sbinvi a0, a0, 11 1081 ; RV64IB-NEXT: sbinvi a0, a0, 30 1086 ; RV64IBS-NEXT: sbinvi a0, a0, 30 1102 ; RV64IB-NEXT: sbinvi a0, a0, 31 1107 ; RV64IBS-NEXT: sbinvi a0, a0, 31 1123 ; RV64IB-NEXT: sbinvi a0, a0, 62 1128 ; RV64IBS-NEXT: sbinvi a0, a0, 62 1144 ; RV64IB-NEXT: sbinvi a0, a0, 63 1149 ; RV64IBS-NEXT: sbinvi a0, a0, 63
|
D | rv32Zbs.ll | 680 ; RV32IB-NEXT: sbinvi a0, a0, 11 685 ; RV32IBS-NEXT: sbinvi a0, a0, 11 700 ; RV32IB-NEXT: sbinvi a0, a0, 30 705 ; RV32IBS-NEXT: sbinvi a0, a0, 30 720 ; RV32IB-NEXT: sbinvi a0, a0, 31 725 ; RV32IBS-NEXT: sbinvi a0, a0, 31
|
/external/llvm-project/llvm/lib/Target/RISCV/ |
D | RISCVInstrInfoB.td | 240 def SBINVI : RVBShift_ri<0b01101, 0b001, OPC_OP_IMM, "sbinvi">, Sched<[]>; 758 // We don't pattern-match sbclri[w], sbseti[w], sbinvi[w] because they are
|