Home
last modified time | relevance | path

Searched refs:MRM0r (Results 1 – 11 of 11) sorted by relevance

/external/llvm/utils/TableGen/
DX86RecognizableInstr.cpp51 MRM0r = 16, MRM1r = 17, MRM2r = 18, MRM3r = 19, enumerator
137 (form >= X86Local::MRM0r && form <= X86Local::MRM7r) || in needsModRMForDecode()
153 (form >= X86Local::MRM0r && form <= X86Local::MRM7r)) in isRegFormat()
689 case X86Local::MRM0r: in emitInstructionSpecifier()
781 case X86Local::MRM0r: in emitDecodePath()
789 filter = new ExtendedFilter(true, Form - X86Local::MRM0r); in emitDecodePath()
868 case X86Local::MRM0r: in emitDecodePath()
876 filter = new ExtendedFilter(true, Form - X86Local::MRM0r); in emitDecodePath()
/external/llvm/lib/Target/X86/
DX86InstrShiftRotate.td417 def ROL8rCL : I<0xD2, MRM0r, (outs GR8 :$dst), (ins GR8 :$src1),
420 def ROL16rCL : I<0xD3, MRM0r, (outs GR16:$dst), (ins GR16:$src1),
423 def ROL32rCL : I<0xD3, MRM0r, (outs GR32:$dst), (ins GR32:$src1),
426 def ROL64rCL : RI<0xD3, MRM0r, (outs GR64:$dst), (ins GR64:$src1),
431 def ROL8ri : Ii8<0xC0, MRM0r, (outs GR8 :$dst), (ins GR8 :$src1, i8imm:$src2),
434 def ROL16ri : Ii8<0xC1, MRM0r, (outs GR16:$dst), (ins GR16:$src1, i8imm:$src2),
438 def ROL32ri : Ii8<0xC1, MRM0r, (outs GR32:$dst), (ins GR32:$src1, i8imm:$src2),
441 def ROL64ri : RIi8<0xC1, MRM0r, (outs GR64:$dst),
447 def ROL8r1 : I<0xD0, MRM0r, (outs GR8 :$dst), (ins GR8 :$src1),
450 def ROL16r1 : I<0xD1, MRM0r, (outs GR16:$dst), (ins GR16:$src1),
[all …]
DX86InstrInfo.h295 MRM0r = 16, MRM1r = 17, MRM2r = 18, MRM3r = 19, // Format /0 /1 /2 /3 enumerator
566 case X86II::MRM0r: case X86II::MRM1r: in getMemoryOperandNo()
DX86InstrArithmetic.td383 def INC8r : I<0xFE, MRM0r, (outs GR8 :$dst), (ins GR8 :$src1),
396 def INC64r : RI<0xFF, MRM0r, (outs GR64:$dst), (ins GR64:$src1), "inc{q}\t$dst",
404 def INC64_16r : I<0xFF, MRM0r, (outs GR16:$dst), (ins GR16:$src1),
408 def INC64_32r : I<0xFF, MRM0r, (outs GR32:$dst), (ins GR32:$src1),
1073 defm ADD : ArithBinOp_RF<0x00, 0x02, 0x04, "add", MRM0r, MRM0m,
1110 def TEST8ri : BinOpRI_F<0xF6, "test", Xi8 , X86testpat, MRM0r>;
1111 def TEST16ri : BinOpRI_F<0xF6, "test", Xi16, X86testpat, MRM0r>;
1112 def TEST32ri : BinOpRI_F<0xF6, "test", Xi32, X86testpat, MRM0r>;
1113 def TEST64ri32 : BinOpRI_F<0xF6, "test", Xi64, X86testpat, MRM0r>;
DX86InstrCMovSetCC.td79 def r : I<opc, MRM0r, (outs GR8:$dst), (ins),
DX86InstrSystem.td346 def SLDT16r : I<0x00, MRM0r, (outs GR16:$dst), (ins),
350 def SLDT32r : I<0x00, MRM0r, (outs GR32:$dst), (ins),
355 def SLDT64r : RI<0x00, MRM0r, (outs GR64:$dst), (ins),
DX86MCCodeEmitter.cpp932 case X86II::MRM0r: case X86II::MRM1r: in EncodeInstruction()
940 (TSFlags & X86II::FormMask)-X86II::MRM0r, in EncodeInstruction()
DX86CodeEmitter.cpp886 case X86II::MRM0r: case X86II::MRM1r: in emitInstruction()
892 (Desc->TSFlags & X86II::FormMask)-X86II::MRM0r); in emitInstruction()
DX86InstrInfo.td631 def POP16rmr: I<0x8F, MRM0r, (outs GR16:$reg), (ins), "pop{w}\t$reg", []>,
635 def POP32rmr: I<0x8F, MRM0r, (outs GR32:$reg), (ins), "pop{l}\t$reg", []>;
672 def POP64rmr: I<0x8F, MRM0r, (outs GR64:$reg), (ins), "pop{q}\t$reg", []>;
823 def MOV64ri32 : RIi32<0xC7, MRM0r, (outs GR64:$dst), (ins i64i32imm:$src),
DX86InstrFormats.td25 def MRM0r : Format<16>; def MRM1r : Format<17>; def MRM2r : Format<18>;
/external/llvm/test/TableGen/
DTargetInstrInfo.td52 def MRM0r : Format<16>; def MRM1r : Format<17>; def MRM2r : Format<18>;