Home
last modified time | relevance | path

Searched refs:TIED_TO (Results 1 – 13 of 13) sorted by relevance

/external/llvm/include/llvm/MC/
DMCInstrDesc.h29 TIED_TO = 0, // Must be allocated the same register as. enumerator
/external/llvm/lib/Target/ARM/
DARMCodeEmitter.cpp1151 if (MCID.getOperandConstraint(OpIdx, MCOI::TIED_TO) != -1) in emitDataProcessingInstruction()
1237 if (!Skipped && MCID.getOperandConstraint(OpIdx, MCOI::TIED_TO) != -1) in emitLoadStoreInstruction()
1308 if (!Skipped && MCID.getOperandConstraint(OpIdx, MCOI::TIED_TO) != -1) in emitMiscLoadStoreInstruction()
1708 if (MCID.getOperandConstraint(OpIdx, MCOI::TIED_TO) != -1) in emitVFPArithInstruction()
2006 if (MCID.getOperandConstraint(OpIdx, MCOI::TIED_TO) != -1) in emitNEON2RegInstruction()
2021 if (MCID.getOperandConstraint(OpIdx, MCOI::TIED_TO) != -1) in emitNEON3RegInstruction()
2024 if (MCID.getOperandConstraint(OpIdx, MCOI::TIED_TO) != -1) in emitNEON3RegInstruction()
/external/llvm/lib/CodeGen/
DTargetInstrInfoImpl.cpp89 MI->getDesc().getOperandConstraint(Idx1, MCOI::TIED_TO) == 0) { in commuteInstruction()
94 MI->getDesc().getOperandConstraint(Idx2, MCOI::TIED_TO) == 0) { in commuteInstruction()
DMachineInstr.cpp1127 MCID.getOperandConstraint(i, MCOI::TIED_TO) == (int)DefOpIdx) { in isRegTiedToUseOperand()
1179 int DefIdx = MCID.getOperandConstraint(UseOpIdx, MCOI::TIED_TO); in isRegTiedToDefOperand()
DRegAllocFast.cpp964 MCID.getOperandConstraint(i, MCOI::TIED_TO) != -1; in AllocateBasicBlock()
/external/llvm/lib/Target/X86/
DX86CodeEmitter.cpp162 Desc.getOperandConstraint(1, MCOI::TIED_TO) != -1; in determineREX()
720 if (NumOps > 1 && Desc->getOperandConstraint(1, MCOI::TIED_TO) != -1) in emitInstruction()
722 else if (NumOps > 2 && Desc->getOperandConstraint(NumOps-1,MCOI::TIED_TO)== 0) in emitInstruction()
DX86InstrInfo.cpp2763 MI->getDesc().getOperandConstraint(1, MCOI::TIED_TO) != -1; in foldMemoryOperandImpl()
3158 MI->getDesc().getOperandConstraint(1, MCOI::TIED_TO) != -1; in canFoldMemoryOperand()
/external/llvm/lib/Target/X86/MCTargetDesc/
DX86MCCodeEmitter.cpp722 Desc.getOperandConstraint(1, MCOI::TIED_TO) != -1; in DetermineREXPrefix()
964 if (NumOps > 1 && Desc.getOperandConstraint(1, MCOI::TIED_TO) != -1) in EncodeInstruction()
966 else if (NumOps > 2 && Desc.getOperandConstraint(NumOps-1, MCOI::TIED_TO)== 0) in EncodeInstruction()
/external/llvm/lib/CodeGen/SelectionDAG/
DScheduleDAGFast.cpp254 if (MCID.getOperandConstraint(i, MCOI::TIED_TO) != -1) { in CopyAndMoveSuccessors()
DScheduleDAGRRList.cpp981 if (MCID.getOperandConstraint(i, MCOI::TIED_TO) != -1) { in CopyAndMoveSuccessors()
2656 if (MCID.getOperandConstraint(i+NumRes, MCOI::TIED_TO) != -1) { in canClobber()
2883 if (MCID.getOperandConstraint(j+NumRes, MCOI::TIED_TO) == -1) in AddPseudoTwoAddrDeps()
DScheduleDAGSDNodes.cpp404 if (MCID.getOperandConstraint(i, MCOI::TIED_TO) != -1) { in AddSchedEdges()
DInstrEmitter.cpp323 bool isTied = MI->getDesc().getOperandConstraint(Idx, MCOI::TIED_TO) != -1; in AddRegisterOperand()
/external/llvm/lib/Target/PowerPC/
DPPCInstrInfo.cpp146 assert(MI->getDesc().getOperandConstraint(0, MCOI::TIED_TO) && in commuteInstruction()