Home
last modified time | relevance | path

Searched refs:getNode (Results 1 – 25 of 182) sorted by relevance

12345678

/external/llvm/lib/CodeGen/SelectionDAG/
DDAGCombiner.cpp475 return DAG.getNode(ISD::FSUB, Op.getDebugLoc(), Op.getValueType(), in GetNegatedExpression()
480 return DAG.getNode(ISD::FSUB, Op.getDebugLoc(), Op.getValueType(), in GetNegatedExpression()
494 return DAG.getNode(ISD::FSUB, Op.getDebugLoc(), Op.getValueType(), in GetNegatedExpression()
505 return DAG.getNode(Op.getOpcode(), Op.getDebugLoc(), Op.getValueType(), in GetNegatedExpression()
511 return DAG.getNode(Op.getOpcode(), Op.getDebugLoc(), Op.getValueType(), in GetNegatedExpression()
518 return DAG.getNode(Op.getOpcode(), Op.getDebugLoc(), Op.getValueType(), in GetNegatedExpression()
522 return DAG.getNode(ISD::FP_ROUND, Op.getDebugLoc(), Op.getValueType(), in GetNegatedExpression()
561 if (isSetCCEquivalent(N, N0, N1, N2) && N.getNode()->hasOneUse()) in isOneUseSetCC()
576 return DAG.getNode(Opc, DL, VT, N0.getOperand(0), OpNode); in ReassociateOps()
580 SDValue OpNode = DAG.getNode(Opc, N0.getDebugLoc(), VT, in ReassociateOps()
[all …]
DLegalizeVectorOps.cpp108 for (unsigned i = 0, e = Op.getNode()->getNumValues(); i != e; ++i) in TranslateLegalizeResults()
119 SDNode* Node = Op.getNode(); in LegalizeOp()
127 SDValue(DAG.UpdateNodeOperands(Op.getNode(), Ops.data(), Ops.size()), 0); in LegalizeOp()
130 LoadSDNode *LD = cast<LoadSDNode>(Op.getNode()); in LegalizeOp()
139 StoreSDNode *ST = cast<StoreSDNode>(Op.getNode()); in LegalizeOp()
241 if (Tmp1.getNode()) { in LegalizeOp()
257 Result = DAG.UnrollVectorOp(Op.getNode()); in LegalizeOp()
278 assert(Op.getNode()->getNumValues() == 1 && in PromoteVectorOp()
286 Operands[j] = DAG.getNode(ISD::BITCAST, dl, NVT, Op.getOperand(j)); in PromoteVectorOp()
291 Op = DAG.getNode(Op.getOpcode(), dl, NVT, &Operands[0], Operands.size()); in PromoteVectorOp()
[all …]
DLegalizeIntegerTypes.cpp143 if (Res.getNode()) in PromoteIntegerResult()
156 return DAG.getNode(ISD::AssertSext, N->getDebugLoc(), in PromoteIntRes_AssertSext()
163 return DAG.getNode(ISD::AssertZext, N->getDebugLoc(), in PromoteIntRes_AssertZext()
220 return DAG.getNode(ISD::BITCAST, dl, NOutVT, GetPromotedInteger(InOp)); in PromoteIntRes_BITCAST()
224 return DAG.getNode(ISD::ANY_EXTEND, dl, NOutVT, GetSoftenedFloat(InOp)); in PromoteIntRes_BITCAST()
231 return DAG.getNode(ISD::ANY_EXTEND, dl, NOutVT, in PromoteIntRes_BITCAST()
245 InOp = DAG.getNode(ISD::ANY_EXTEND, dl, in PromoteIntRes_BITCAST()
249 return DAG.getNode(ISD::BITCAST, dl, NOutVT, InOp); in PromoteIntRes_BITCAST()
256 return DAG.getNode(ISD::BITCAST, dl, NOutVT, GetWidenedVector(InOp)); in PromoteIntRes_BITCAST()
259 return DAG.getNode(ISD::ANY_EXTEND, dl, NOutVT, in PromoteIntRes_BITCAST()
[all …]
DLegalizeTypesGeneric.cpp54 Lo = DAG.getNode(ISD::BITCAST, dl, NOutVT, Lo); in ExpandRes_BITCAST()
55 Hi = DAG.getNode(ISD::BITCAST, dl, NOutVT, Hi); in ExpandRes_BITCAST()
61 Lo = DAG.getNode(ISD::BITCAST, dl, NOutVT, Lo); in ExpandRes_BITCAST()
62 Hi = DAG.getNode(ISD::BITCAST, dl, NOutVT, Hi); in ExpandRes_BITCAST()
68 Lo = DAG.getNode(ISD::BITCAST, dl, NOutVT, Lo); in ExpandRes_BITCAST()
69 Hi = DAG.getNode(ISD::BITCAST, dl, NOutVT, Hi); in ExpandRes_BITCAST()
74 Lo = DAG.getNode(ISD::BITCAST, dl, NOutVT, Lo); in ExpandRes_BITCAST()
75 Hi = DAG.getNode(ISD::BITCAST, dl, NOutVT, Hi); in ExpandRes_BITCAST()
82 Lo = DAG.getNode(ISD::EXTRACT_SUBVECTOR, dl, InNVT, InOp, in ExpandRes_BITCAST()
84 Hi = DAG.getNode(ISD::EXTRACT_SUBVECTOR, dl, InNVT, InOp, in ExpandRes_BITCAST()
[all …]
DLegalizeDAG.cpp164 ReplacedNode(Old.getNode()); in ReplaceNode()
311 SDValue Result = DAG.getNode(ISD::BITCAST, dl, intVT, Val); in ExpandUnalignedStore()
352 StackPtr = DAG.getNode(ISD::ADD, dl, StackPtr.getValueType(), StackPtr, in ExpandUnalignedStore()
354 Ptr = DAG.getNode(ISD::ADD, dl, Ptr.getValueType(), Ptr, Increment); in ExpandUnalignedStore()
376 DAG.getNode(ISD::TokenFactor, dl, MVT::Other, &Stores[0], in ExpandUnalignedStore()
393 SDValue Hi = DAG.getNode(ISD::SRL, dl, VT, Val, ShiftAmount); in ExpandUnalignedStore()
400 Ptr = DAG.getNode(ISD::ADD, dl, Ptr.getValueType(), Ptr, in ExpandUnalignedStore()
409 DAG.getNode(ISD::TokenFactor, dl, MVT::Other, Store1, Store2); in ExpandUnalignedStore()
434 SDValue Result = DAG.getNode(ISD::BITCAST, dl, LoadedVT, newLoad); in ExpandUnalignedLoad()
436 Result = DAG.getNode(ISD::FP_EXTEND, dl, VT, Result); in ExpandUnalignedLoad()
[all …]
DSelectionDAGBuilder.cpp130 Lo = DAG.getNode(ISD::BITCAST, DL, HalfVT, Parts[0]); in getCopyFromParts()
131 Hi = DAG.getNode(ISD::BITCAST, DL, HalfVT, Parts[1]); in getCopyFromParts()
137 Val = DAG.getNode(ISD::BUILD_PAIR, DL, RoundVT, Lo, Hi); in getCopyFromParts()
151 Hi = DAG.getNode(ISD::ANY_EXTEND, DL, TotalVT, Hi); in getCopyFromParts()
152 Hi = DAG.getNode(ISD::SHL, DL, TotalVT, Hi, in getCopyFromParts()
155 Lo = DAG.getNode(ISD::ZERO_EXTEND, DL, TotalVT, Lo); in getCopyFromParts()
156 Val = DAG.getNode(ISD::OR, DL, TotalVT, Lo, Hi); in getCopyFromParts()
163 Lo = DAG.getNode(ISD::BITCAST, DL, EVT(MVT::f64), Parts[0]); in getCopyFromParts()
164 Hi = DAG.getNode(ISD::BITCAST, DL, EVT(MVT::f64), Parts[1]); in getCopyFromParts()
167 Val = DAG.getNode(ISD::BUILD_PAIR, DL, ValueVT, Lo, Hi); in getCopyFromParts()
[all …]
DLegalizeVectorTypes.cpp121 if (R.getNode()) in ScalarizeVectorResult()
128 return DAG.getNode(N->getOpcode(), N->getDebugLoc(), in ScalarizeVecRes_BinOp()
140 return DAG.getNode(ISD::BITCAST, N->getDebugLoc(), in ScalarizeVecRes_BITCAST()
156 return DAG.getNode(ISD::EXTRACT_VECTOR_ELT, N->getDebugLoc(), in ScalarizeVecRes_EXTRACT_SUBVECTOR()
164 return DAG.getNode(ISD::FP_ROUND, N->getDebugLoc(), in ScalarizeVecRes_FP_ROUND()
170 return DAG.getNode(ISD::FPOWI, N->getDebugLoc(), in ScalarizeVecRes_FPOWI()
181 Op = DAG.getNode(ISD::TRUNCATE, N->getDebugLoc(), EltVT, Op); in ScalarizeVecRes_INSERT_VECTOR_ELT()
209 return DAG.getNode(N->getOpcode(), N->getDebugLoc(), DestVT, Op); in ScalarizeVecRes_UnaryOp()
216 return DAG.getNode(N->getOpcode(), N->getDebugLoc(), EltVT, in ScalarizeVecRes_InregOp()
226 return DAG.getNode(ISD::TRUNCATE, N->getDebugLoc(), EltVT, InOp); in ScalarizeVecRes_SCALAR_TO_VECTOR()
[all …]
DResourcePriorityQueue.cpp79 const SDNode *ScegN = PredSU->getNode(); in numberRCValPredInSU()
117 const SDNode *ScegN = SuccSU->getNode(); in numberRCValSuccInSU()
135 EVT VT = Op.getNode()->getValueType(Op.getResNo()); in numberRCValSuccInSU()
248 if (!SU || !SU->getNode()) in isResourceAvailable()
253 if (SU->getNode()->getGluedNode()) in isResourceAvailable()
258 if (SU->getNode()->isMachineOpcode()) in isResourceAvailable()
259 switch (SU->getNode()->getMachineOpcode()) { in isResourceAvailable()
262 SU->getNode()->getMachineOpcode()))) in isResourceAvailable()
293 if (!isResourceAvailable(SU) || SU->getNode()->getGluedNode()) { in reserveResources()
298 if (SU->getNode() && SU->getNode()->isMachineOpcode()) { in reserveResources()
[all …]
DLegalizeTypes.cpp102 assert(NewVal.getNode()->getNodeId() != NewNode && in PerformExpensiveChecks()
271 if (IgnoreNodeResults(N->getOperand(i).getNode())) in run()
416 if (!IgnoreNodeResults(I->getOperand(i).getNode()) && in run()
476 if (Op.getNode()->getNodeId() == Processed) in AnalyzeNewNode()
522 Val.setNode(AnalyzeNewNode(Val.getNode())); in AnalyzeNewValue()
523 if (Val.getNode()->getNodeId() == Processed) in AnalyzeNewValue()
558 assert(I->first.getNode() != N); in ExpungeNode()
564 assert(I->first.getNode() != N); in ExpungeNode()
570 assert(I->first.getNode() != N); in ExpungeNode()
576 assert(I->first.getNode() != N); in ExpungeNode()
[all …]
DTargetLowering.cpp1146 SDValue New = DAG.getNode(Op.getOpcode(), dl, VT, Op.getOperand(0), in ShrinkDemandedConstant()
1171 assert(Op.getNode()->getNumValues() == 1 && in ShrinkDemandedOp()
1176 if (!Op.getNode()->hasOneUse()) in ShrinkDemandedOp()
1190 SDValue X = DAG.getNode(Op.getOpcode(), dl, SmallVT, in ShrinkDemandedOp()
1191 DAG.getNode(ISD::TRUNCATE, dl, SmallVT, in ShrinkDemandedOp()
1192 Op.getNode()->getOperand(0)), in ShrinkDemandedOp()
1193 DAG.getNode(ISD::TRUNCATE, dl, SmallVT, in ShrinkDemandedOp()
1194 Op.getNode()->getOperand(1))); in ShrinkDemandedOp()
1195 SDValue Z = DAG.getNode(ISD::ZERO_EXTEND, dl, Op.getValueType(), X); in ShrinkDemandedOp()
1225 if (!Op.getNode()->hasOneUse()) { in SimplifyDemandedBits()
[all …]
DLegalizeFloatTypes.cpp103 if (R.getNode()) in SoftenFloatResult()
119 return DAG.getNode(ISD::BUILD_PAIR, N->getDebugLoc(), in SoftenFloatRes_BUILD_PAIR()
134 return DAG.getNode(ISD::EXTRACT_VECTOR_ELT, N->getDebugLoc(), in SoftenFloatRes_EXTRACT_VECTOR_ELT()
148 return DAG.getNode(ISD::AND, N->getDebugLoc(), NVT, Op, Mask); in SoftenFloatRes_FABS()
186 SDValue SignBit = DAG.getNode(ISD::SHL, dl, RVT, DAG.getConstant(1, RVT), in SoftenFloatRes_FCOPYSIGN()
189 SignBit = DAG.getNode(ISD::AND, dl, RVT, RHS, SignBit); in SoftenFloatRes_FCOPYSIGN()
194 SignBit = DAG.getNode(ISD::SRL, dl, RVT, SignBit, in SoftenFloatRes_FCOPYSIGN()
197 SignBit = DAG.getNode(ISD::TRUNCATE, dl, LVT, SignBit); in SoftenFloatRes_FCOPYSIGN()
199 SignBit = DAG.getNode(ISD::ANY_EXTEND, dl, LVT, SignBit); in SoftenFloatRes_FCOPYSIGN()
200 SignBit = DAG.getNode(ISD::SHL, dl, LVT, SignBit, in SoftenFloatRes_FCOPYSIGN()
[all …]
/external/llvm/lib/Target/CellSPU/
DSPUISelLowering.cpp79 Op.getNode()->getValueType(0).getTypeForEVT(*DAG.getContext()); in ExpandLibCall()
607 basePtr = DAG.getNode(SPUISD::IndirectAddr, dl, PtrVT, in LowerLOAD()
627 rotate = DAG.getNode(ISD::ADD, dl, PtrVT, in LowerLOAD()
646 basePtr = DAG.getNode(SPUISD::IndirectAddr, dl, PtrVT, Op0, Op1); in LowerLOAD()
652 basePtr = DAG.getNode(SPUISD::IndirectAddr, dl, PtrVT, Op0, Op1); in LowerLOAD()
655 basePtr = DAG.getNode(SPUISD::IndirectAddr, dl, PtrVT, in LowerLOAD()
662 rotate = DAG.getNode(ISD::ADD, dl, PtrVT, in LowerLOAD()
679 result = DAG.getNode(SPUISD::ROTBYTES_LEFT, dl, MVT::i128, in LowerLOAD()
686 result = DAG.getNode(SPUISD::VEC2PREFSLOT, dl, InVT, in LowerLOAD()
687 DAG.getNode(ISD::BITCAST, dl, vecVT, result)); in LowerLOAD()
[all …]
DSPUISelDAGToDAG.cpp121 return DAG.getNode(ISD::BUILD_VECTOR, dl, MVT::v4i32, in getCarryGenerateShufMask()
136 return DAG.getNode(ISD::BUILD_VECTOR, dl, MVT::v4i32, in getBorrowGenerateShufMask()
183 (SPU::get_vec_i16imm(bvNode, *CurDAG, MVT::i16).getNode() != 0)) || in emitBuildVector()
185 ((SPU::get_vec_i16imm(bvNode, *CurDAG, MVT::i32).getNode() != 0) || in emitBuildVector()
186 (SPU::get_ILHUvec_imm(bvNode, *CurDAG, MVT::i32).getNode() != 0) || in emitBuildVector()
187 (SPU::get_vec_u18imm(bvNode, *CurDAG, MVT::i32).getNode() != 0) || in emitBuildVector()
188 (SPU::get_v4i32_imm(bvNode, *CurDAG).getNode() != 0))) || in emitBuildVector()
190 ((SPU::get_vec_i16imm(bvNode, *CurDAG, MVT::i64).getNode() != 0) || in emitBuildVector()
191 (SPU::get_ILHUvec_imm(bvNode, *CurDAG, MVT::i64).getNode() != 0) || in emitBuildVector()
192 (SPU::get_vec_u18imm(bvNode, *CurDAG, MVT::i64).getNode() != 0)))) { in emitBuildVector()
[all …]
/external/llvm/lib/Target/X86/
DX86ISelDAGToDAG.cpp85 return IndexReg.getNode() != 0 || Base_Reg.getNode() != 0; in hasBaseOrIndexReg()
93 dyn_cast_or_null<RegisterSDNode>(Base_Reg.getNode())) in isRIPRelative()
106 if (Base_Reg.getNode() != 0) in dump()
107 Base_Reg.getNode()->dump(); in dump()
113 if (IndexReg.getNode() != 0) in dump()
114 IndexReg.getNode()->dump(); in dump()
256 if (AM.Segment.getNode()) in getAddressOperands()
364 if (Chain.getNode() == Load.getNode()) in MoveBelowOrigChain()
370 if (Chain.getOperand(i).getNode() == Load.getNode()) in MoveBelowOrigChain()
375 CurDAG->getNode(ISD::TokenFactor, Load.getDebugLoc(), in MoveBelowOrigChain()
[all …]
DX86ISelLowering.cpp79 return DAG.getNode(ISD::UNDEF, dl, ResultVT); in Extract128BitVector()
94 SDValue Result = DAG.getNode(ISD::EXTRACT_SUBVECTOR, dl, ResultVT, Vec, in Extract128BitVector()
130 Result = DAG.getNode(ISD::INSERT_SUBVECTOR, dl, ResultVT, Result, Vec, in Insert128BitVector()
1388 return DAG.getNode(X86ISD::GlobalBaseReg, DebugLoc(), getPointerTy()); in getPICJumpTableRelocBase()
1526 ValToCopy = DAG.getNode(ISD::FP_EXTEND, dl, MVT::f80, ValToCopy); in LowerReturn()
1537 ValToCopy = DAG.getNode(ISD::BITCAST, dl, MVT::i64, ValToCopy); in LowerReturn()
1538 ValToCopy = DAG.getNode(ISD::SCALAR_TO_VECTOR, dl, MVT::v2i64, in LowerReturn()
1543 ValToCopy = DAG.getNode(ISD::BITCAST, dl, MVT::v4f32,ValToCopy); in LowerReturn()
1575 if (Flag.getNode()) in LowerReturn()
1578 return DAG.getNode(X86ISD::RET_FLAG, dl, in LowerReturn()
[all …]
/external/llvm/lib/Target/XCore/
DXCoreISelLowering.cpp184 case ISD::SUB: return ExpandADDSUB(Op.getNode(), DAG); in LowerOperation()
216 SDValue Cond = DAG.getNode(ISD::SETCC, dl, MVT::i32, Op.getOperand(2), in LowerSELECT_CC()
218 return DAG.getNode(ISD::SELECT, dl, MVT::i32, Cond, Op.getOperand(0), in LowerSELECT_CC()
229 return DAG.getNode(XCoreISD::PCRelativeWrapper, dl, MVT::i32, GA); in getGlobalAddressWrapper()
239 return DAG.getNode(XCoreISD::CPRelativeWrapper, dl, MVT::i32, GA); in getGlobalAddressWrapper()
241 return DAG.getNode(XCoreISD::DPRelativeWrapper, dl, MVT::i32, GA); in getGlobalAddressWrapper()
253 return DAG.getNode(ISD::INTRINSIC_WO_CHAIN, dl, MVT::i32, in BuildGetId()
290 SDValue offset = DAG.getNode(ISD::MUL, dl, MVT::i32, BuildGetId(DAG, dl), in LowerGlobalTLSAddress()
292 return DAG.getNode(ISD::ADD, dl, MVT::i32, base, offset); in LowerGlobalTLSAddress()
303 return DAG.getNode(XCoreISD::PCRelativeWrapper, DL, getPointerTy(), Result); in LowerBlockAddress()
[all …]
/external/llvm/lib/Target/ARM/
DARMISelLowering.cpp1205 Val = DAG.getNode(ARMISD::VMOVDRR, dl, MVT::f64, Lo, Hi); in LowerCallResult()
1208 SDValue Vec = DAG.getNode(ISD::UNDEF, dl, MVT::v2f64); in LowerCallResult()
1209 Vec = DAG.getNode(ISD::INSERT_VECTOR_ELT, dl, MVT::v2f64, Vec, Val, in LowerCallResult()
1220 Val = DAG.getNode(ARMISD::VMOVDRR, dl, MVT::f64, Lo, Hi); in LowerCallResult()
1221 Val = DAG.getNode(ISD::INSERT_VECTOR_ELT, dl, MVT::v2f64, Vec, Val, in LowerCallResult()
1235 Val = DAG.getNode(ISD::BITCAST, dl, VA.getValVT(), Val); in LowerCallResult()
1254 PtrOff = DAG.getNode(ISD::ADD, dl, getPointerTy(), StackPtr, PtrOff); in LowerMemOpCallTo()
1268 SDValue fmrrd = DAG.getNode(ARMISD::VMOVRRD, dl, in PassF64ArgInRegs()
1276 if (StackPtr.getNode() == 0) in PassF64ArgInRegs()
1356 Arg = DAG.getNode(ISD::SIGN_EXTEND, dl, VA.getLocVT(), Arg); in LowerCall()
[all …]
DARMSelectionDAGInfo.cpp67 DAG.getNode(ISD::ADD, dl, MVT::i32, Src, in EmitTargetCodeForMemcpy()
74 Chain = DAG.getNode(ISD::TokenFactor, dl, MVT::Other, &TFOps[0], i); in EmitTargetCodeForMemcpy()
79 DAG.getNode(ISD::ADD, dl, MVT::i32, Dst, in EmitTargetCodeForMemcpy()
85 Chain = DAG.getNode(ISD::TokenFactor, dl, MVT::Other, &TFOps[0], i); in EmitTargetCodeForMemcpy()
106 DAG.getNode(ISD::ADD, dl, MVT::i32, Src, in EmitTargetCodeForMemcpy()
115 Chain = DAG.getNode(ISD::TokenFactor, dl, MVT::Other, &TFOps[0], i); in EmitTargetCodeForMemcpy()
129 DAG.getNode(ISD::ADD, dl, MVT::i32, Dst, in EmitTargetCodeForMemcpy()
136 return DAG.getNode(ISD::TokenFactor, dl, MVT::Other, &TFOps[0], i); in EmitTargetCodeForMemcpy()
171 Src = DAG.getNode(ISD::TRUNCATE, dl, MVT::i32, Src); in EmitTargetCodeForMemset()
173 Src = DAG.getNode(ISD::ZERO_EXTEND, dl, MVT::i32, Src); in EmitTargetCodeForMemset()
/external/llvm/lib/Target/Mips/
DMipsISelLowering.cpp309 SDNode* ADDCNode = ADDENode->getOperand(2).getNode(); in SelectMadd()
316 SDNode* MultNode = MultHi.getNode(); in SelectMadd()
320 if (MultLo.getNode() != MultNode) in SelectMadd()
348 SDValue MAdd = CurDAG->getNode(MultOpc, dl, MVT::Glue, in SelectMadd()
382 SDNode* SUBCNode = SUBENode->getOperand(2).getNode(); in SelectMsub()
389 SDNode* MultNode = MultHi.getNode(); in SelectMsub()
393 if (MultLo.getNode() != MultNode) in SelectMsub()
421 SDValue MSub = CurDAG->getNode(MultOpc, dl, MVT::Glue, in SelectMsub()
483 SDValue DivRem = DAG.getNode(opc, dl, MVT::Glue, in PerformDivRemCombine()
564 return DAG.getNode(MipsISD::FPCmp, dl, MVT::Glue, LHS, RHS, in CreateFPCmp()
[all …]
/external/llvm/lib/Target/Sparc/
DSparcISelLowering.cpp137 if (Flag.getNode()) in LowerReturn()
138 return DAG.getNode(SPISD::RET_FLAG, dl, MVT::Other, Chain, in LowerReturn()
140 return DAG.getNode(SPISD::RET_FLAG, dl, MVT::Other, Chain, in LowerReturn()
206 DAG.getNode(ISD::BUILD_PAIR, dl, MVT::i64, LoVal, HiVal); in LowerFormalArguments()
207 WholeValue = DAG.getNode(ISD::BITCAST, dl, MVT::f64, WholeValue); in LowerFormalArguments()
215 Arg = DAG.getNode(ISD::BITCAST, dl, MVT::f32, Arg); in LowerFormalArguments()
217 Arg = DAG.getNode(ISD::AssertSext, dl, MVT::i32, Arg, in LowerFormalArguments()
219 Arg = DAG.getNode(ISD::TRUNCATE, dl, VA.getLocVT(), Arg); in LowerFormalArguments()
261 DAG.getNode(ISD::BUILD_PAIR, dl, MVT::i64, LoVal, HiVal); in LowerFormalArguments()
262 WholeValue = DAG.getNode(ISD::BITCAST, dl, MVT::f64, WholeValue); in LowerFormalArguments()
[all …]
/external/llvm/lib/Target/PowerPC/
DPPCISelLowering.cpp523 else if (ISD::isEXTLoad(Op.getNode()) || ISD::isNON_EXTLoad(Op.getNode())) { in isFloatingPointZero()
725 if (UniquedVals[i&(Multiple-1)].getNode() == 0) in get_VSPLTI_elt()
740 if (UniquedVals[i].getNode() == 0) continue; // Must have been undefs. in get_VSPLTI_elt()
747 if (UniquedVals[Multiple-1].getNode() == 0) in get_VSPLTI_elt()
754 if (UniquedVals[Multiple-1].getNode() == 0) in get_VSPLTI_elt()
767 if (OpVal.getNode() == 0) in get_VSPLTI_elt()
773 if (OpVal.getNode() == 0) return SDValue(); // All UNDEF: use implicit def. in get_VSPLTI_elt()
833 return isIntS16Immediate(Op.getNode(), Imm); in isIntS16Immediate()
1173 SDValue Hi = DAG.getNode(PPCISD::Hi, DL, PtrVT, HiPart, Zero); in LowerLabelRef()
1174 SDValue Lo = DAG.getNode(PPCISD::Lo, DL, PtrVT, LoPart, Zero); in LowerLabelRef()
[all …]
/external/llvm/lib/Target/PTX/
DPTXSelectionDAGInfo.cpp70 DAG.getNode(ISD::ADD, dl, PointerType, Src, in EmitTargetCodeForMemcpy()
77 Chain = DAG.getNode(ISD::TokenFactor, dl, MVT::Other, &TFOps[0], i); in EmitTargetCodeForMemcpy()
82 DAG.getNode(ISD::ADD, dl, PointerType, Dst, in EmitTargetCodeForMemcpy()
88 Chain = DAG.getNode(ISD::TokenFactor, dl, MVT::Other, &TFOps[0], i); in EmitTargetCodeForMemcpy()
109 DAG.getNode(ISD::ADD, dl, PointerType, Src, in EmitTargetCodeForMemcpy()
118 Chain = DAG.getNode(ISD::TokenFactor, dl, MVT::Other, &TFOps[0], i); in EmitTargetCodeForMemcpy()
132 DAG.getNode(ISD::ADD, dl, PointerType, Dst, in EmitTargetCodeForMemcpy()
139 return DAG.getNode(ISD::TokenFactor, dl, MVT::Other, &TFOps[0], i); in EmitTargetCodeForMemcpy()
/external/llvm/include/llvm/CodeGen/PBQP/
DGraph.h111 NodeEntry& getNode(NodeItr nItr) { return *nItr; } in getNode() function
112 const NodeEntry& getNode(ConstNodeItr nItr) const { return *nItr; } in getNode() function
128 NodeEntry &n1 = getNode(ne.getNode1()); in addConstructedEdge()
129 NodeEntry &n2 = getNode(ne.getNode2()); in addConstructedEdge()
195 Vector& getNodeCosts(NodeItr nItr) { return getNode(nItr).getCosts(); } in getNodeCosts()
201 return getNode(nItr).getCosts(); in getNodeCosts()
209 void setNodeData(NodeItr nItr, void *data) { getNode(nItr).setData(data); } in setNodeData()
214 void* getNodeData(NodeItr nItr) { return getNode(nItr).getData(); } in getNodeData()
244 return getNode(nItr).getDegree(); in getNodeDegree()
269 return getNode(nItr).edgesBegin(); in adjEdgesBegin()
[all …]
/external/llvm/include/llvm/CodeGen/
DSelectionDAG.h262 assert((!N.getNode() || N.getValueType() == MVT::Other) &&
264 if (N.getNode())
265 checkForCycles(N.getNode());
267 if (N.getNode())
403 return getNode(ISD::CopyToReg, dl, MVT::Other, Chain,
414 return getNode(ISD::CopyToReg, dl, VTs, Ops, Glue.getNode() ? 4 : 3);
422 return getNode(ISD::CopyToReg, dl, VTs, Ops, Glue.getNode() ? 4 : 3);
428 return getNode(ISD::CopyFromReg, dl, VTs, Ops, 2);
438 return getNode(ISD::CopyFromReg, dl, VTs, Ops, Glue.getNode() ? 3 : 2);
481 return getNode(ISD::CALLSEQ_START, DebugLoc(), VTs, Ops, 2);
[all …]
/external/apache-harmony/prefs/src/test/java/org/apache/harmony/prefs/tests/java/util/prefs/
DPreferenceChangeEventTest.java46 assertSame(Preferences.userRoot(), event.getNode()); in testConstructorNullValue()
52 assertSame(Preferences.userRoot(), event.getNode()); in testConstructorNullValue()
58 assertSame(Preferences.userRoot(), event.getNode()); in testConstructorNullValue()
64 assertSame(Preferences.userRoot(), event.getNode()); in testConstructorNullValue()
73 assertSame(Preferences.userRoot(), event.getNode()); in testConstructor()

12345678