Home
last modified time | relevance | path

Searched refs:outs (Results 1 – 25 of 131) sorted by relevance

123456

/external/llvm/tools/macho-dump/
Dmacho-dump.cpp57 outs() << " ('segment_name', '"; in DumpSegmentCommandData()
58 outs().write_escaped(Name, /*UseHexEscapes=*/true) << "')\n"; in DumpSegmentCommandData()
59 outs() << " ('vm_addr', " << VMAddr << ")\n"; in DumpSegmentCommandData()
60 outs() << " ('vm_size', " << VMSize << ")\n"; in DumpSegmentCommandData()
61 outs() << " ('file_offset', " << FileOffset << ")\n"; in DumpSegmentCommandData()
62 outs() << " ('file_size', " << FileSize << ")\n"; in DumpSegmentCommandData()
63 outs() << " ('maxprot', " << MaxProt << ")\n"; in DumpSegmentCommandData()
64 outs() << " ('initprot', " << InitProt << ")\n"; in DumpSegmentCommandData()
65 outs() << " ('num_sections', " << NumSections << ")\n"; in DumpSegmentCommandData()
66 outs() << " ('flags', " << Flags << ")\n"; in DumpSegmentCommandData()
[all …]
/external/llvm/lib/Target/XCore/
DXCoreInstrFormats.td13 class InstXCore<dag outs, dag ins, string asmstr, list<dag> pattern>
18 dag OutOperandList = outs;
25 class PseudoInstXCore<dag outs, dag ins, string asmstr, list<dag> pattern>
26 : InstXCore<outs, ins, asmstr, pattern>;
32 class _F3R<dag outs, dag ins, string asmstr, list<dag> pattern>
33 : InstXCore<outs, ins, asmstr, pattern> {
37 class _FL3R<dag outs, dag ins, string asmstr, list<dag> pattern>
38 : InstXCore<outs, ins, asmstr, pattern> {
42 class _F2RUS<dag outs, dag ins, string asmstr, list<dag> pattern>
43 : InstXCore<outs, ins, asmstr, pattern> {
[all …]
DXCoreInstrInfo.td205 (outs GRRegs:$dst), (ins GRRegs:$b, GRRegs:$c),
209 (outs GRRegs:$dst), (ins GRRegs:$b, i32imm:$c),
216 (outs GRRegs:$dst), (ins GRRegs:$b, GRRegs:$c),
220 (outs GRRegs:$dst), (ins GRRegs:$b, i32imm:$c),
227 (outs GRRegs:$dst), (ins GRRegs:$b, GRRegs:$c),
231 (outs GRRegs:$dst), (ins GRRegs:$b, i32imm:$c),
237 (outs GRRegs:$dst), (ins GRRegs:$b, GRRegs:$c),
242 (outs GRRegs:$dst), (ins GRRegs:$b, GRRegs:$c),
250 (outs GRRegs:$dst), (ins GRRegs:$b, GRRegs:$c),
254 (outs GRRegs:$dst), (ins GRRegs:$b, i32imm:$c),
[all …]
/external/llvm/lib/Target/X86/
DX86InstrSystem.td17 def RDTSC : I<0x31, RawFrm, (outs), (ins), "rdtsc", [(X86rdtsc)]>, TB;
20 def RDTSCP : I<0x01, MRM_F9, (outs), (ins), "rdtscp", []>, TB;
25 def TRAP : I<0x0B, RawFrm, (outs), (ins), "ud2", [(trap)]>, TB;
26 def UD2B : I<0xB9, RawFrm, (outs), (ins), "ud2b", []>, TB;
29 def HLT : I<0xF4, RawFrm, (outs), (ins), "hlt", []>;
30 def RSM : I<0xAA, RawFrm, (outs), (ins), "rsm", []>, TB;
34 def INTO : I<0xce, RawFrm, (outs), (ins), "into", []>;
35 def INT3 : I<0xcc, RawFrm, (outs), (ins), "int3",
43 def INT : Ii8<0xcd, RawFrm, (outs), (ins i8imm:$trap), "int\t$trap",
47 def SYSCALL : I<0x05, RawFrm, (outs), (ins), "syscall", []>, TB;
[all …]
DX86InstrFPStack.td76 def FP32_TO_INT16_IN_MEM : PseudoI<(outs), (ins i16mem:$dst, RFP32:$src),
78 def FP32_TO_INT32_IN_MEM : PseudoI<(outs), (ins i32mem:$dst, RFP32:$src),
80 def FP32_TO_INT64_IN_MEM : PseudoI<(outs), (ins i64mem:$dst, RFP32:$src),
82 def FP64_TO_INT16_IN_MEM : PseudoI<(outs), (ins i16mem:$dst, RFP64:$src),
84 def FP64_TO_INT32_IN_MEM : PseudoI<(outs), (ins i32mem:$dst, RFP64:$src),
86 def FP64_TO_INT64_IN_MEM : PseudoI<(outs), (ins i64mem:$dst, RFP64:$src),
88 def FP80_TO_INT16_IN_MEM : PseudoI<(outs), (ins i16mem:$dst, RFP80:$src),
90 def FP80_TO_INT32_IN_MEM : PseudoI<(outs), (ins i32mem:$dst, RFP80:$src),
92 def FP80_TO_INT64_IN_MEM : PseudoI<(outs), (ins i64mem:$dst, RFP80:$src),
116 def FpPOP_RETVAL : FpI_<(outs RFP80:$dst), (ins), SpecialFP, []>;
[all …]
DX86InstrFormats.td134 class X86Inst<bits<8> opcod, Format f, ImmType i, dag outs, dag ins,
146 dag OutOperandList = outs;
209 class I<bits<8> o, Format f, dag outs, dag ins, string asm,
212 : X86Inst<o, f, NoImm, outs, ins, asm, itin, d> {
216 class Ii8 <bits<8> o, Format f, dag outs, dag ins, string asm,
219 : X86Inst<o, f, Imm8, outs, ins, asm, itin, d> {
223 class Ii8PCRel<bits<8> o, Format f, dag outs, dag ins, string asm,
225 : X86Inst<o, f, Imm8PCRel, outs, ins, asm, itin> {
229 class Ii16<bits<8> o, Format f, dag outs, dag ins, string asm,
231 : X86Inst<o, f, Imm16, outs, ins, asm, itin> {
[all …]
DX86InstrShiftRotate.td20 def SHL8rCL : I<0xD2, MRM4r, (outs GR8 :$dst), (ins GR8 :$src1),
23 def SHL16rCL : I<0xD3, MRM4r, (outs GR16:$dst), (ins GR16:$src1),
26 def SHL32rCL : I<0xD3, MRM4r, (outs GR32:$dst), (ins GR32:$src1),
29 def SHL64rCL : RI<0xD3, MRM4r, (outs GR64:$dst), (ins GR64:$src1),
34 def SHL8ri : Ii8<0xC0, MRM4r, (outs GR8 :$dst), (ins GR8 :$src1, i8imm:$src2),
39 def SHL16ri : Ii8<0xC1, MRM4r, (outs GR16:$dst), (ins GR16:$src1, i8imm:$src2),
43 def SHL32ri : Ii8<0xC1, MRM4r, (outs GR32:$dst), (ins GR32:$src1, i8imm:$src2),
46 def SHL64ri : RIi8<0xC1, MRM4r, (outs GR64:$dst),
54 def SHL8r1 : I<0xD0, MRM4r, (outs GR8:$dst), (ins GR8:$src1),
56 def SHL16r1 : I<0xD1, MRM4r, (outs GR16:$dst), (ins GR16:$src1),
[all …]
DX86InstrControl.td21 def RET : I <0xC3, RawFrm, (outs), (ins variable_ops),
24 def RETW : I <0xC3, RawFrm, (outs), (ins variable_ops),
27 def RETI : Ii16<0xC2, RawFrm, (outs), (ins i16imm:$amt, variable_ops),
30 def RETIW : Ii16<0xC2, RawFrm, (outs), (ins i16imm:$amt, variable_ops),
33 def LRETL : I <0xCB, RawFrm, (outs), (ins),
35 def LRETW : I <0xCB, RawFrm, (outs), (ins),
37 def LRETQ : RI <0xCB, RawFrm, (outs), (ins),
39 def LRETI : Ii16<0xCA, RawFrm, (outs), (ins i16imm:$amt),
41 def LRETIW : Ii16<0xCA, RawFrm, (outs), (ins i16imm:$amt),
47 def JMP_4 : Ii32PCRel<0xE9, RawFrm, (outs), (ins brtarget:$dst),
[all …]
DX86InstrVMX.td19 def INVEPT32 : I<0x80, MRMSrcMem, (outs), (ins GR32:$src1, i128mem:$src2),
22 def INVEPT64 : I<0x80, MRMSrcMem, (outs), (ins GR64:$src1, i128mem:$src2),
26 def INVVPID32 : I<0x81, MRMSrcMem, (outs), (ins GR32:$src1, i128mem:$src2),
29 def INVVPID64 : I<0x81, MRMSrcMem, (outs), (ins GR64:$src1, i128mem:$src2),
33 def VMCALL : I<0x01, MRM_C1, (outs), (ins), "vmcall", []>, TB;
34 def VMCLEARm : I<0xC7, MRM6m, (outs), (ins i64mem:$vmcs),
37 def VMFUNC : I<0x01, MRM_D4, (outs), (ins), "vmfunc", []>, TB;
39 def VMLAUNCH : I<0x01, MRM_C2, (outs), (ins), "vmlaunch", []>, TB;
41 def VMRESUME : I<0x01, MRM_C3, (outs), (ins), "vmresume", []>, TB;
42 def VMPTRLDm : I<0xC7, MRM6m, (outs), (ins i64mem:$vmcs),
[all …]
DX86InstrExtension.td16 def CBW : I<0x98, RawFrm, (outs), (ins),
19 def CWDE : I<0x98, RawFrm, (outs), (ins),
23 def CWD : I<0x99, RawFrm, (outs), (ins),
26 def CDQ : I<0x99, RawFrm, (outs), (ins),
31 def CDQE : RI<0x98, RawFrm, (outs), (ins),
35 def CQO : RI<0x99, RawFrm, (outs), (ins),
42 def MOVSX16rr8 : I<0xBE, MRMSrcReg, (outs GR16:$dst), (ins GR8:$src),
45 def MOVSX16rm8 : I<0xBE, MRMSrcMem, (outs GR16:$dst), (ins i8mem:$src),
48 def MOVSX32rr8 : I<0xBE, MRMSrcReg, (outs GR32:$dst), (ins GR8:$src),
51 def MOVSX32rm8 : I<0xBE, MRMSrcMem, (outs GR32:$dst), (ins i8mem :$src),
[all …]
/external/llvm/tools/bugpoint/
DFindBugs.cpp35 outs() << "Starting bug finding procedure...\n\n"; in runManyPasses()
40 outs() << "\n"; in runManyPasses()
42 outs() << "Generating reference output from raw program: \n"; in runManyPasses()
59 outs() << "Running selected passes on program to test for crash: "; in runManyPasses()
61 outs() << "-" << PassesToRun[i] << " "; in runManyPasses()
66 outs() << "\n"; in runManyPasses()
67 outs() << "Optimizer passes caused failure!\n\n"; in runManyPasses()
71 outs() << "Combination " << num << " optimized successfully!\n"; in runManyPasses()
77 outs() << "Running the code generator to test for a crash: "; in runManyPasses()
81 outs() << "\n*** compileProgram threw an exception: "; in runManyPasses()
[all …]
DBugDriver.cpp122 outs() << "Read input file : '" << Filenames[0] << "'\n"; in addSources()
128 outs() << "Linking in input file: '" << Filenames[i] << "'\n"; in addSources()
138 outs() << "*** All input ok\n"; in addSources()
164 outs() << "Running selected passes on program to test for crash: "; in run()
173 outs() << "Running the code generator to test for a crash: "; in run()
177 outs() << Error; in run()
180 outs() << '\n'; in run()
188 outs() << "Generating reference output from raw program: "; in run()
203 outs() << "*** Checking the code generator...\n"; in run()
210 outs() << "\n*** Output matches: Debugging miscompilation!\n"; in run()
[all …]
/external/llvm/lib/Target/MSP430/
DMSP430InstrFormats.td54 class MSP430Inst<dag outs, dag ins, SizeVal sz, Format f,
60 dag OutOperandList = outs;
78 dag outs, dag ins, string asmstr, list<dag> pattern>
79 : MSP430Inst<outs, ins, sz, DoubleOpFrm, asmstr> {
93 dag outs, dag ins, string asmstr, list<dag> pattern>
94 : IForm<opcode, dest, 1, src, sz, outs, ins, asmstr, pattern>;
97 dag outs, dag ins, string asmstr, list<dag> pattern>
98 : IForm8<opcode, DstReg, SrcReg, Size2Bytes, outs, ins, asmstr, pattern>;
101 dag outs, dag ins, string asmstr, list<dag> pattern>
102 : IForm8<opcode, DstReg, SrcImm, Size4Bytes, outs, ins, asmstr, pattern>;
[all …]
DMSP430InstrInfo.td116 def ADJCALLSTACKDOWN : Pseudo<(outs), (ins i16imm:$amt),
119 def ADJCALLSTACKUP : Pseudo<(outs), (ins i16imm:$amt1, i16imm:$amt2),
125 def Select8 : Pseudo<(outs GR8:$dst), (ins GR8:$src, GR8:$src2, i8imm:$cc),
129 def Select16 : Pseudo<(outs GR16:$dst), (ins GR16:$src, GR16:$src2, i8imm:$cc),
134 def Shl8 : Pseudo<(outs GR8:$dst), (ins GR8:$src, GR8:$cnt),
137 def Shl16 : Pseudo<(outs GR16:$dst), (ins GR16:$src, GR8:$cnt),
140 def Sra8 : Pseudo<(outs GR8:$dst), (ins GR8:$src, GR8:$cnt),
143 def Sra16 : Pseudo<(outs GR16:$dst), (ins GR16:$src, GR8:$cnt),
146 def Srl8 : Pseudo<(outs GR8:$dst), (ins GR8:$src, GR8:$cnt),
149 def Srl16 : Pseudo<(outs GR16:$dst), (ins GR16:$src, GR8:$cnt),
[all …]
/external/llvm/lib/Target/Hexagon/
DHexagonInstrFormats.td21 class InstHexagon<dag outs, dag ins, string asmstr, list<dag> pattern,
27 dag OutOperandList = outs;
49 class LDInst<dag outs, dag ins, string asmstr, list<dag> pattern>
50 : InstHexagon<outs, ins, asmstr, pattern, "", LD> {
58 class LDInstPost<dag outs, dag ins, string asmstr, list<dag> pattern,
60 : InstHexagon<outs, ins, asmstr, pattern, cstr, LD> {
70 class STInst<dag outs, dag ins, string asmstr, list<dag> pattern>
71 : InstHexagon<outs, ins, asmstr, pattern, "", ST> {
80 class STInstPost<dag outs, dag ins, string asmstr, list<dag> pattern,
82 : InstHexagon<outs, ins, asmstr, pattern, cstr, ST> {
[all …]
DHexagonInstrInfo.td85 def rr : ALU32_rr<(outs IntRegs:$dst), (ins IntRegs:$b, IntRegs:$c),
88 def ri : ALU32_ri<(outs IntRegs:$dst), (ins s10Imm:$b, IntRegs:$c),
96 def rr : ALU64_rr<(outs PredRegs:$dst), (ins DoubleRegs:$b, DoubleRegs:$c),
101 def rr : ALU32_rr<(outs PredRegs:$dst), (ins IntRegs:$b, IntRegs:$c),
107 def rr : ALU32_rr<(outs PredRegs:$dst), (ins IntRegs:$b, IntRegs:$c),
110 def ri : ALU32_ri<(outs PredRegs:$dst), (ins IntRegs:$b, s10Imm:$c),
116 def rr : ALU32_rr<(outs PredRegs:$dst), (ins IntRegs:$b, IntRegs:$c),
119 def ri : ALU32_ri<(outs PredRegs:$dst), (ins IntRegs:$b, u9Imm:$c),
125 def ri : ALU32_ri<(outs PredRegs:$dst), (ins IntRegs:$b, u9Imm:$c),
131 def ri : ALU32_ri<(outs PredRegs:$dst), (ins IntRegs:$b, s8Imm:$c),
[all …]
/external/llvm/tools/llvm-bcanalyzer/
Dllvm-bcanalyzer.cpp334 if (Dump) outs() << Indent << "<BLOCKINFO_BLOCK/>\n"; in ParseBlock()
348 outs() << Indent << "<"; in ParseBlock()
350 outs() << BlockName; in ParseBlock()
352 outs() << "UnknownBlock" << BlockID; in ParseBlock()
355 outs() << " BlockID=" << BlockID; in ParseBlock()
357 outs() << " NumWords=" << NumWords in ParseBlock()
379 outs() << Indent << "</"; in ParseBlock()
381 outs() << BlockName << ">\n"; in ParseBlock()
383 outs() << "UnknownBlock" << BlockID << ">\n"; in ParseBlock()
425 outs() << Indent << " <"; in ParseBlock()
[all …]
/external/llvm/lib/Target/PowerPC/
DPPCInstr64Bit.td63 def MovePCtoLR8 : Pseudo<(outs), (ins), "", []>,
71 (outs), (ins calltarget:$func, variable_ops),
74 (outs), (ins aaddr:$func, variable_ops),
79 (outs), (ins variable_ops),
91 (outs), (ins calltarget:$func, variable_ops),
96 (outs), (ins calltarget:$func, variable_ops),
100 (outs), (ins aaddr:$func, variable_ops),
105 (outs), (ins aaddr:$func, variable_ops),
111 (outs), (ins variable_ops),
141 (outs G8RC:$dst), (ins memrr:$ptr, G8RC:$incr), "",
[all …]
DPPCInstrInfo.td367 def ADJCALLSTACKDOWN : Pseudo<(outs), (ins u16imm:$amt), "",
369 def ADJCALLSTACKUP : Pseudo<(outs), (ins u16imm:$amt1, u16imm:$amt2), "",
373 def UPDATE_VRSAVE : Pseudo<(outs GPRC:$rD), (ins GPRC:$rS),
378 def DYNALLOC : Pseudo<(outs GPRC:$result), (ins GPRC:$negsize, memri:$fpsi), "",
386 def SELECT_CC_I4 : Pseudo<(outs GPRC:$dst), (ins CRRC:$cond, GPRC:$T, GPRC:$F,
389 def SELECT_CC_I8 : Pseudo<(outs G8RC:$dst), (ins CRRC:$cond, G8RC:$T, G8RC:$F,
392 def SELECT_CC_F4 : Pseudo<(outs F4RC:$dst), (ins CRRC:$cond, F4RC:$T, F4RC:$F,
395 def SELECT_CC_F8 : Pseudo<(outs F8RC:$dst), (ins CRRC:$cond, F8RC:$T, F8RC:$F,
398 def SELECT_CC_VRRC: Pseudo<(outs VRRC:$dst), (ins CRRC:$cond, VRRC:$T, VRRC:$F,
406 def SPILL_CR : Pseudo<(outs), (ins CRRC:$cond, memri:$F),
[all …]
/external/llvm/utils/yaml-bench/
DYAMLBench.cpp72 outs() << indent(Indent); in dumpNode()
75 outs() << "&" << Anchor << " "; in dumpNode()
79 outs() << "!!str \"" << yaml::escape(Val) << "\""; in dumpNode()
81 outs() << "!!seq [\n"; in dumpNode()
86 outs() << ",\n"; in dumpNode()
89 outs() << indent(Indent) << "]"; in dumpNode()
91 outs() << "!!map {\n"; in dumpNode()
95 outs() << indent(Indent) << "? "; in dumpNode()
97 outs() << "\n"; in dumpNode()
98 outs() << indent(Indent) << ": "; in dumpNode()
[all …]
/external/llvm/lib/Target/CellSPU/
DCellSDKIntrinsics.td41 RRForm<0b00100011110, (outs VECREG:$rT), (ins VECREG:$rA, VECREG:$rB),
47 RRForm<0b00110011110, (outs VECREG:$rT), (ins VECREG:$rA, VECREG:$rB),
53 RI10Form<0b00101110, (outs VECREG:$rT), (ins VECREG:$rA, s10imm:$val),
59 RI10Form<0b10101110, (outs VECREG:$rT), (ins VECREG:$rA, s10imm:$val),
65 RRRForm<0b0011, (outs VECREG:$rT), (ins VECREG:$rA, VECREG:$rB, VECREG:$rC),
72 RRForm<0b10100011110, (outs VECREG:$rT), (ins VECREG:$rA, VECREG:$rB),
78 RRForm<0b11100011110, (outs VECREG:$rT), (ins VECREG:$rA, VECREG:$rB),
84 RRForm<0b01100011110, (outs VECREG:$rT), (ins VECREG:$rA, VECREG:$rB),
90 RRForm<0b01100010110, (outs VECREG:$rT), (ins VECREG:$rA, VECREG:$rB),
98 RRForm<0b01110011110, (outs VECREG:$rT), (ins VECREG:$rA, VECREG:$rB),
[all …]
/external/llvm/lib/Target/Sparc/
DSparcInstrFormats.td10 class InstSP<dag outs, dag ins, string asmstr, list<dag> pattern> : Instruction {
18 dag OutOperandList = outs;
29 class F2<dag outs, dag ins, string asmstr, list<dag> pattern>
30 : InstSP<outs, ins, asmstr, pattern> {
40 class F2_1<bits<3> op2Val, dag outs, dag ins, string asmstr, list<dag> pattern>
41 : F2<outs, ins, asmstr, pattern> {
49 class F2_2<bits<4> condVal, bits<3> op2Val, dag outs, dag ins, string asmstr,
50 list<dag> pattern> : F2<outs, ins, asmstr, pattern> {
65 class F3<dag outs, dag ins, string asmstr, list<dag> pattern>
66 : InstSP<outs, ins, asmstr, pattern> {
[all …]
/external/llvm/lib/Target/PTX/
DPTXInstrInfo.td90 def rr32 : InstPTX<(outs RegF32:$d),
93 def ri32 : InstPTX<(outs RegF32:$d),
96 def rr64 : InstPTX<(outs RegF64:$d),
99 def ri64 : InstPTX<(outs RegF64:$d),
106 def rr32 : InstPTX<(outs RegF32:$d),
109 def ri32 : InstPTX<(outs RegF32:$d),
112 def rr64 : InstPTX<(outs RegF64:$d),
115 def ri64 : InstPTX<(outs RegF64:$d),
122 def rrr32 : InstPTX<(outs RegF32:$d),
125 def rri32 : InstPTX<(outs RegF32:$d),
[all …]
/external/llvm/tools/llvm-objdump/
Dllvm-objdump.cpp102 outs() << ToolName << ": error reading file: " << ec.message() << ".\n"; in error()
103 outs().flush(); in error()
157 outs() << output; in DumpBytes()
222 outs() << "Disassembly of section " << name << ':'; in DisassembleObject()
298 outs() << '\n' << Symbols[si].second << ":\n"; in DisassembleObject()
311 outs() << format("%8" PRIx64 ":\t", SectionAddr + Index); in DisassembleObject()
313 IP->printInst(&Inst, outs(), ""); in DisassembleObject()
314 outs() << "\n"; in DisassembleObject()
338 outs() << format("\t\t\t%8" PRIx64 ": ", SectionAddr + addr) << name in DisassembleObject()
358 outs() << "RELOCATION RECORDS FOR [" << secname << "]:\n"; in PrintRelocations()
[all …]
/external/llvm/tools/llvm-readobj/
Dllvm-readobj.cpp37 outs() << format(" %-32s", (const char*)"Name") in DumpSymbolHeader()
110 outs() << format(" %-32s", FullName.c_str()) in DumpSymbol()
124 outs() << "Symbols:\n"; in DumpSymbols()
134 outs() << " Total: " << count << "\n\n"; in DumpSymbols()
141 outs() << "Dynamic Symbols:\n"; in DumpDynamicSymbols()
151 outs() << " Total: " << count << "\n\n"; in DumpDynamicSymbols()
157 outs() << " " << path << "\n"; in DumpLibrary()
166 outs() << "Libraries needed:\n"; in DumpLibrariesNeeded()
174 outs() << " Total: " << count << "\n\n"; in DumpLibrariesNeeded()
178 outs() << "File Format : " << obj->getFileFormatName() << "\n"; in DumpHeaders()
[all …]

123456