/external/llvm/include/llvm/CodeGen/ |
D | SelectionDAG.h | 354 SDVTList getVTList(EVT VT1, EVT VT2); 355 SDVTList getVTList(EVT VT1, EVT VT2, EVT VT3); 356 SDVTList getVTList(EVT VT1, EVT VT2, EVT VT3, EVT VT4); 777 SDNode *SelectNodeTo(SDNode *N, unsigned TargetOpc, EVT VT1, EVT VT2); 778 SDNode *SelectNodeTo(SDNode *N, unsigned TargetOpc, EVT VT1, 780 SDNode *SelectNodeTo(SDNode *N, unsigned TargetOpc, EVT VT1, 782 SDNode *SelectNodeTo(SDNode *N, unsigned MachineOpc, EVT VT1, 785 SDNode *SelectNodeTo(SDNode *N, unsigned TargetOpc, EVT VT1, 787 SDNode *SelectNodeTo(SDNode *N, unsigned TargetOpc, EVT VT1, 789 SDNode *SelectNodeTo(SDNode *N, unsigned TargetOpc, EVT VT1, [all …]
|
/external/llvm/include/llvm/Support/ |
D | PassNameParser.h | 89 static int ValLessThan(const void *VT1, const void *VT2) { in ValLessThan() argument 91 return std::strcmp(static_cast<const ValType *>(VT1)->Name, in ValLessThan()
|
/external/eigen/unsupported/test/ |
D | FFTW.cpp | 31 template <typename VT1,typename VT2> 32 long double fft_rmse( const VT1 & fftbuf,const VT2 & timebuf) in fft_rmse() 53 template <typename VT1,typename VT2> 54 long double dif_rmse( const VT1 buf1,const VT2 buf2) in dif_rmse()
|
/external/llvm/lib/Target/MSP430/ |
D | MSP430ISelLowering.h | 107 virtual bool isTruncateFree(EVT VT1, EVT VT2) const; 118 virtual bool isZExtFree(EVT VT1, EVT VT2) const;
|
D | MSP430ISelLowering.cpp | 1045 bool MSP430TargetLowering::isTruncateFree(EVT VT1, EVT VT2) const { in isTruncateFree() argument 1046 if (!VT1.isInteger() || !VT2.isInteger()) in isTruncateFree() 1049 return (VT1.getSizeInBits() > VT2.getSizeInBits()); in isTruncateFree() 1057 bool MSP430TargetLowering::isZExtFree(EVT VT1, EVT VT2) const { in isZExtFree() argument 1059 return 0 && VT1 == MVT::i8 && VT2 == MVT::i16; in isZExtFree()
|
/external/llvm/lib/CodeGen/SelectionDAG/ |
D | SelectionDAG.cpp | 1543 SDValue SelectionDAG::CreateStackTemporary(EVT VT1, EVT VT2) { in CreateStackTemporary() argument 1544 unsigned Bytes = std::max(VT1.getStoreSizeInBits(), in CreateStackTemporary() 1546 Type *Ty1 = VT1.getTypeForEVT(*getContext()); in CreateStackTemporary() 4828 SDVTList SelectionDAG::getVTList(EVT VT1, EVT VT2) { in getVTList() argument 4831 if (I->NumVTs == 2 && I->VTs[0] == VT1 && I->VTs[1] == VT2) in getVTList() 4835 Array[0] = VT1; in getVTList() 4842 SDVTList SelectionDAG::getVTList(EVT VT1, EVT VT2, EVT VT3) { in getVTList() argument 4845 if (I->NumVTs == 3 && I->VTs[0] == VT1 && I->VTs[1] == VT2 && in getVTList() 4850 Array[0] = VT1; in getVTList() 4858 SDVTList SelectionDAG::getVTList(EVT VT1, EVT VT2, EVT VT3, EVT VT4) { in getVTList() argument [all …]
|
/external/kernel-headers/original/asm-arm/ |
D | termbits.h | 82 #define VT1 0040000 macro
|
/external/kernel-headers/original/asm-x86/ |
D | termbits.h | 106 #define VT1 0040000 macro
|
/external/kernel-headers/original/asm-mips/ |
D | termbits.h | 126 #define VT1 0040000 macro
|
/external/llvm/lib/Target/X86/ |
D | X86ISelLowering.h | 628 virtual bool isTruncateFree(EVT VT1, EVT VT2) const; 639 virtual bool isZExtFree(EVT VT1, EVT VT2) const; 651 virtual bool isNarrowingProfitable(EVT VT1, EVT VT2) const;
|
D | X86ISelLowering.cpp | 12632 bool X86TargetLowering::isTruncateFree(EVT VT1, EVT VT2) const { in isTruncateFree() argument 12633 if (!VT1.isInteger() || !VT2.isInteger()) in isTruncateFree() 12635 unsigned NumBits1 = VT1.getSizeInBits(); in isTruncateFree() 12645 bool X86TargetLowering::isZExtFree(EVT VT1, EVT VT2) const { in isZExtFree() argument 12647 return VT1 == MVT::i32 && VT2 == MVT::i64 && Subtarget->is64Bit(); in isZExtFree() 12651 EVT VT1 = Val.getValueType(); in isZExtFree() local 12652 if (isZExtFree(VT1, VT2)) in isZExtFree() 12658 if (!VT1.isSimple() || !VT1.isInteger() || in isZExtFree() 12662 switch (VT1.getSimpleVT().SimpleTy) { in isZExtFree() 12674 bool X86TargetLowering::isNarrowingProfitable(EVT VT1, EVT VT2) const { in isNarrowingProfitable() argument [all …]
|
/external/llvm/lib/Target/Hexagon/ |
D | HexagonISelLowering.h | 95 virtual bool isTruncateFree(EVT VT1, EVT VT2) const;
|
D | HexagonISelLowering.cpp | 1513 bool HexagonTargetLowering::isTruncateFree(EVT VT1, EVT VT2) const { in isTruncateFree() argument 1514 if (!VT1.isSimple() || !VT2.isSimple()) { in isTruncateFree() 1517 return ((VT1.getSimpleVT() == MVT::i64) && (VT2.getSimpleVT() == MVT::i32)); in isTruncateFree()
|
/external/llvm/include/llvm/Target/ |
D | TargetLowering.h | 607 EVT VT1; in getRegisterType() local 610 (void)getVectorTypeBreakdown(Context, VT, VT1, in getRegisterType() 633 EVT VT1; in getNumRegisters() local 636 return getVectorTypeBreakdown(Context, VT, VT1, NumIntermediates, VT2); in getNumRegisters()
|
/external/llvm/lib/Transforms/Vectorize/ |
D | BBVectorize.cpp | 1010 Type *VT1 = getVecTypeForPair(IT1, JT1), in areInstsCompatible() local 1018 unsigned VCost = getInstrCost(I->getOpcode(), VT1, VT2); in areInstsCompatible() 1026 unsigned VParts1 = TTI->getNumberOfParts(VT1), in areInstsCompatible()
|
/external/llvm/lib/Target/ARM/ |
D | ARMISelLowering.cpp | 9537 EVT VT1 = Val.getValueType(); in isZExtFree() local 9538 if (!VT1.isSimple() || !VT1.isInteger() || in isZExtFree() 9542 switch (VT1.getSimpleVT().SimpleTy) { in isZExtFree()
|