Searched refs:getSubClassWithSubReg (Results 1 – 13 of 13) sorted by relevance
| /external/llvm/lib/Target/X86/ |
| D | X86RegisterInfo.h | 76 getSubClassWithSubReg(const TargetRegisterClass *RC,
|
| D | X86RegisterInfo.cpp | 96 X86RegisterInfo::getSubClassWithSubReg(const TargetRegisterClass *RC, in getSubClassWithSubReg() function in X86RegisterInfo
104 return X86GenRegisterInfo::getSubClassWithSubReg(RC, Idx); in getSubClassWithSubReg()
113 A = X86GenRegisterInfo::getSubClassWithSubReg(A, X86::sub_8bit_hi); in getMatchingSuperRegClass()
|
| /external/llvm/lib/CodeGen/ |
| D | PeepholeOptimizer.cpp | 280 DstRC = TM->getRegisterInfo()->getSubClassWithSubReg(DstRC, SubIdx); in INITIALIZE_PASS_DEPENDENCY()
290 getSubClassWithSubReg(MRI->getRegClass(SrcReg), SubIdx) != nullptr; in INITIALIZE_PASS_DEPENDENCY()
|
| D | MachineInstr.cpp | 1046 CurRC = TRI->getSubClassWithSubReg(CurRC, SubIdx); in getRegClassConstraintEffect()
|
| D | MachineVerifier.cpp | 916 TRI->getSubClassWithSubReg(RC, SubIdx); in visitMachineOperand()
|
| /external/llvm/lib/CodeGen/SelectionDAG/ |
| D | InstrEmitter.cpp | 439 const TargetRegisterClass *RC = TRI->getSubClassWithSubReg(VRC, SubIdx); in ConstrainForSubReg()
452 RC = TRI->getSubClassWithSubReg(TLI->getRegClassFor(VT), SubIdx); in ConstrainForSubReg()
543 SRC = TRI->getSubClassWithSubReg(SRC, SubIdx); in EmitSubregNode()
|
| D | FastISel.cpp | 1591 MRI.constrainRegClass(Op0, TRI.getSubClassWithSubReg(RC, Idx)); in FastEmitInst_extractsubreg()
|
| /external/llvm/include/llvm/Target/ |
| D | TargetRegisterInfo.h | 484 getSubClassWithSubReg(const TargetRegisterClass *RC, unsigned Idx) const { in getSubClassWithSubReg() function
|
| /external/llvm/utils/TableGen/ |
| D | CodeGenRegisters.h | 318 getSubClassWithSubReg(CodeGenSubRegIndex *SubIdx) const { in getSubClassWithSubReg() function
|
| D | RegisterInfoEmitter.cpp | 1249 if (CodeGenRegisterClass *SRC = RC.getSubClassWithSubReg(Idx)) in runTargetDesc()
|
| D | CodeGenRegisters.cpp | 1835 if (RC->getSubClassWithSubReg(SubIdx) != RC) in inferMatchingSuperRegClass()
|
| /external/llvm/lib/Target/R600/ |
| D | AMDGPUISelDAGToDAG.cpp | 144 return TM.getRegisterInfo()->getSubClassWithSubReg(SuperRC, SubRegIdx); in getOperandRegClass()
|
| D | SIISelLowering.cpp | 1304 return TRI.getSubClassWithSubReg(SuperClass, SubIdx); in getRegClassForNode()
|