Home
last modified time | relevance | path

Searched refs:LoadLatency (Results 1 – 25 of 30) sorted by relevance

12

/external/llvm/include/llvm/MC/
DMCSchedule.h168 unsigned LoadLatency; member
/external/llvm/lib/Target/Lanai/
DLanaiSchedule.td29 let LoadLatency = 2;
/external/llvm/lib/Target/PowerPC/
DPPCScheduleA2.td163 let LoadLatency = 6; // Optimistic load latency assuming bypass.
DPPCScheduleG5.td121 let LoadLatency = 3; // Optimistic load latency assuming bypass.
DPPCScheduleE500mc.td314 let LoadLatency = 5; // Optimistic load latency assuming bypass.
DPPCScheduleE5500.td374 let LoadLatency = 6; // Optimistic load latency assuming bypass.
DPPCScheduleP7.td385 let LoadLatency = 3; // Optimistic load latency assuming bypass.
DPPCScheduleP8.td394 let LoadLatency = 3; // Optimistic load latency assuming bypass.
DPPCSchedule440.td600 let LoadLatency = 5; // Optimistic load latency assuming bypass.
/external/llvm/lib/Target/Hexagon/
DHexagonScheduleV55.td165 let LoadLatency = 1;
DHexagonScheduleV4.td201 let LoadLatency = 1;
DHexagonScheduleV60.td305 let LoadLatency = 1;
/external/llvm/lib/Target/AArch64/
DAArch64SchedKryo.td23 let LoadLatency = 4; // Optimistic load latency
DAArch64SchedA53.td22 let LoadLatency = 3; // Optimistic load latency assuming bypass.
DAArch64SchedM1.td24 let LoadLatency = 4; // Optimistic load cases.
DAArch64SchedVulcan.td22 let LoadLatency = 4; // Optimistic load latency.
/external/llvm/lib/Target/X86/
DX86ScheduleSLM.td20 let LoadLatency = 3;
DX86SchedSandyBridge.td21 let LoadLatency = 4;
DX86ScheduleBtVer2.td21 let LoadLatency = 5; // FPU latency (worse case cf Integer 3 cycle latency)
DX86ScheduleAtom.td540 let LoadLatency = 3; // Expected cycles, may be overriden by OperandCycles.
DX86Schedule.td643 let LoadLatency = 4;
/external/llvm/include/llvm/Target/
DTargetSchedule.td75 // Target hooks allow subtargets to associate LoadLatency and
84 int LoadLatency = -1; // Cycles for loads to access the cache.
/external/llvm/lib/Target/Mips/
DMipsScheduleP5600.td13 int LoadLatency = 4;
/external/llvm/lib/CodeGen/
DTargetInstrInfo.cpp1033 return SchedModel.LoadLatency; in defaultDefLatency()
/external/llvm/lib/Target/ARM/
DARMScheduleA8.td1068 let LoadLatency = 2; // Optimistic load latency assuming bypass.

12