| /external/swiftshader/third_party/LLVM/lib/Target/PowerPC/ |
| D | PPCInstrInfo.cpp | 43 PPCInstrInfo::PPCInstrInfo(PPCTargetMachine &tm) in PPCInstrInfo() function in PPCInstrInfo
49 ScheduleHazardRecognizer *PPCInstrInfo::CreateTargetHazardRecognizer( in CreateTargetHazardRecognizer()
59 unsigned PPCInstrInfo::isLoadFromStackSlot(const MachineInstr *MI, in isLoadFromStackSlot()
77 unsigned PPCInstrInfo::isStoreToStackSlot(const MachineInstr *MI, in isStoreToStackSlot()
98 PPCInstrInfo::commuteInstruction(MachineInstr *MI, bool NewMI) const { in commuteInstruction()
162 void PPCInstrInfo::insertNoop(MachineBasicBlock &MBB, in insertNoop()
170 bool PPCInstrInfo::AnalyzeBranch(MachineBasicBlock &MBB,MachineBasicBlock *&TBB, in AnalyzeBranch()
248 unsigned PPCInstrInfo::RemoveBranch(MachineBasicBlock &MBB) const { in RemoveBranch()
276 PPCInstrInfo::InsertBranch(MachineBasicBlock &MBB, MachineBasicBlock *TBB, in InsertBranch()
302 void PPCInstrInfo::copyPhysReg(MachineBasicBlock &MBB, in copyPhysReg()
[all …]
|
| D | PPC.td | 56 include "PPCInstrInfo.td"
98 def PPCInstrInfo : InstrInfo {
109 let InstructionSet = PPCInstrInfo;
|
| D | PPCTargetMachine.h | 35 PPCInstrInfo InstrInfo;
47 virtual const PPCInstrInfo *getInstrInfo() const { return &InstrInfo; } in getInstrInfo()
|
| D | PPCInstrInfo.h | 67 class PPCInstrInfo : public PPCGenInstrInfo {
80 explicit PPCInstrInfo(PPCTargetMachine &TM);
|
| D | PPCBranchSelector.cpp | 56 const PPCInstrInfo *TII = in runOnMachineFunction()
57 static_cast<const PPCInstrInfo*>(Fn.getTarget().getInstrInfo()); in runOnMachineFunction()
|
| D | PPCFrameLowering.cpp | 256 const PPCInstrInfo &TII = in emitPrologue()
257 *static_cast<const PPCInstrInfo*>(MF.getTarget().getInstrInfo()); in emitPrologue()
507 const PPCInstrInfo &TII = in emitEpilogue()
508 *static_cast<const PPCInstrInfo*>(MF.getTarget().getInstrInfo()); in emitEpilogue()
|
| D | README_ALTIVEC.txt | 3 Implement PPCInstrInfo::isLoadFromStackSlot/isStoreToStackSlot for vector
|
| D | PPCInstrFormats.td | 32 /// These fields correspond to the fields in PPCInstrInfo.h. Any changes to
|
| D | README.txt | 412 logical op, it will invoke PPCInstrInfo::convertToThreeAddress. At this point
|
| /external/llvm/lib/Target/PowerPC/ |
| D | PPCInstrInfo.cpp | 65 void PPCInstrInfo::anchor() {} in anchor()
67 PPCInstrInfo::PPCInstrInfo(PPCSubtarget &STI) in PPCInstrInfo() function in PPCInstrInfo
74 PPCInstrInfo::CreateTargetHazardRecognizer(const TargetSubtargetInfo *STI, in CreateTargetHazardRecognizer()
91 PPCInstrInfo::CreateTargetPostRAHazardRecognizer(const InstrItineraryData *II, in CreateTargetPostRAHazardRecognizer()
111 unsigned PPCInstrInfo::getInstrLatency(const InstrItineraryData *ItinData, in getInstrLatency()
141 int PPCInstrInfo::getOperandLatency(const InstrItineraryData *ItinData, in getOperandLatency()
199 bool PPCInstrInfo::isAssociativeAndCommutative(const MachineInstr &Inst) const { in isAssociativeAndCommutative()
233 bool PPCInstrInfo::getMachineCombinerPatterns( in getMachineCombinerPatterns()
249 bool PPCInstrInfo::isCoalescableExtInstr(const MachineInstr &MI, in isCoalescableExtInstr()
263 unsigned PPCInstrInfo::isLoadFromStackSlot(const MachineInstr &MI, in isLoadFromStackSlot()
[all …]
|
| D | PPCSubtarget.h | 145 PPCInstrInfo InstrInfo;
178 const PPCInstrInfo *getInstrInfo() const override { return &InstrInfo; } in getInstrInfo()
|
| D | PPCInstrInfo.h | 67 class PPCInstrInfo : public PPCGenInstrInfo {
99 explicit PPCInstrInfo(PPCSubtarget &STI);
|
| D | PPCBranchSelector.cpp | 72 const PPCInstrInfo *TII = in runOnMachineFunction()
73 static_cast<const PPCInstrInfo *>(Fn.getSubtarget().getInstrInfo()); in runOnMachineFunction()
|
| D | PPCFrameLowering.cpp | 697 const PPCInstrInfo &TII = in emitPrologue()
698 *static_cast<const PPCInstrInfo *>(Subtarget.getInstrInfo()); in emitPrologue()
1104 const PPCInstrInfo &TII = in emitEpilogue()
1105 *static_cast<const PPCInstrInfo *>(Subtarget.getInstrInfo()); in emitEpilogue()
1343 const PPCInstrInfo &TII = in createTailCallBranchInstr()
1344 *static_cast<const PPCInstrInfo *>(Subtarget.getInstrInfo()); in createTailCallBranchInstr()
1723 const PPCInstrInfo &TII = in spillCalleeSavedRegisters()
1724 *static_cast<const PPCInstrInfo *>(Subtarget.getInstrInfo()); in spillCalleeSavedRegisters()
1785 const PPCInstrInfo &TII = *MF->getSubtarget<PPCSubtarget>().getInstrInfo(); in restoreCRs()
1866 const PPCInstrInfo &TII = in restoreCalleeSavedRegisters()
[all …]
|
| D | CMakeLists.txt | 22 PPCInstrInfo.cpp
|
| D | PPCMIPeephole.cpp | 44 const PPCInstrInfo *TII;
|
| D | PPCTLSDynamicCall.cpp | 49 const PPCInstrInfo *TII;
|
| D | PPC.td | 277 include "PPCInstrInfo.td"
422 def PPCInstrInfo : InstrInfo {
447 let InstructionSet = PPCInstrInfo;
|
| D | README_P9.txt | 204 . Define DAG Node in PPCInstrInfo.td:
249 . Define DAG Node in PPCInstrInfo.td:
500 . Need define ix16addr in PPCInstrInfo.td
501 ix16addr: 16-byte aligned, see "def memrix16" in PPCInstrInfo.td
|
| D | PPCVSXFMAMutate.cpp | 67 const PPCInstrInfo *TII;
|
| D | README_ALTIVEC.txt | 3 Implement PPCInstrInfo::isLoadFromStackSlot/isStoreToStackSlot for vector
|
| D | PPCVSXSwapRemoval.cpp | 103 const PPCInstrInfo *TII;
|
| D | PPCInstrFormats.td | 34 /// These fields correspond to the fields in PPCInstrInfo.h. Any changes to
90 /// These fields correspond to the fields in PPCInstrInfo.h. Any changes to
|
| /external/swiftshader/third_party/LLVM/lib/Target/CellSPU/ |
| D | SPUNodes.td | 142 // Constraints: (taken from PPCInstrInfo.td)
|
| /external/llvm/docs/ |
| D | ExtendingLLVM.rst | 157 #. ``lib/Target/PowerPC/PPCInstrInfo.td``:
163 See the patterns for ``rotl`` in ``PPCInstrInfo.td``.
|