Searched refs:CR_C (Results 1 – 15 of 15) sorted by relevance
| /arch/arm/mach-realview/ |
| D | hotplug.c | 35 : "r" (0), "Ir" (CR_C) in cpu_enter_lowpower()
50 : "Ir" (CR_C) in cpu_leave_lowpower()
|
| /arch/arm/mach-spear/ |
| D | hotplug.c | 36 : "r" (0), "Ir" (CR_C) in cpu_enter_lowpower()
51 : "Ir" (CR_C) in cpu_leave_lowpower()
|
| /arch/arm/mach-vexpress/ |
| D | hotplug.c | 35 : "r" (0), "Ir" (CR_C), "Ir" (0x40) in cpu_enter_lowpower()
51 : "Ir" (CR_C), "Ir" (0x40) in cpu_leave_lowpower()
|
| /arch/arm/mach-imx/ |
| D | hotplug.c | 37 : "r" (0), "Ir" (CR_C), "Ir" (0x40) in cpu_enter_lowpower()
|
| /arch/arm/mach-exynos/ |
| D | hotplug.c | 36 : "Ir" (CR_C), "Ir" (0x40) in cpu_leave_lowpower()
|
| D | mcpm-exynos.c | 42 "bic r0, r0, #"__stringify(CR_C)"\n\t" \
|
| /arch/arm/mm/ |
| D | cache-feroceon-l2.c | 246 if (cr & CR_C) { in flush_and_disable_dcache()
251 set_cr(cr & ~CR_C); in flush_and_disable_dcache()
263 set_cr(cr | CR_C); in enable_dcache()
|
| D | mmu.c | 92 .cr_mask = CR_W|CR_C,
98 .cr_mask = CR_C,
1500 set_cr(cr & ~(CR_I | CR_C)); in early_paging_init()
|
| /arch/arm/mach-tegra/ |
| D | sleep.S | 54 bic r2, r2, #CR_C
129 movw r2, #CR_I | CR_Z | CR_C | CR_M
|
| D | sleep-tegra20.S | 291 orr r10, r10, #CR_C
|
| /arch/arm/mach-shmobile/ |
| D | platsmp-apmu.c | 162 : "Ir" (CR_C) in cpu_enter_lowpower_a15()
203 : "Ir" (CR_C), "Ir" (0x40) in cpu_leave_lowpower()
|
| /arch/arm/include/asm/ |
| D | cp15.h | 11 #define CR_C (1 << 2) /* Dcache enable */ macro
|
| D | cacheflush.h | 472 "bic r0, r0, #"__stringify(CR_C)" \n\t" \
|
| /arch/arm/kernel/ |
| D | head-nommu.S | 146 bic r0, r0, #CR_C
|
| D | head.S | 449 bic r0, r0, #CR_C
|