Home
last modified time | relevance | path

Searched refs:IS_GEN9_BC (Results 1 – 14 of 14) sorted by relevance

/drivers/gpu/drm/i915/
Dintel_ddi.c602 if (IS_GEN9_BC(dev_priv)) { in intel_ddi_hdmi_level()
649 if (IS_GEN9_BC(dev_priv)) { in intel_ddi_get_buf_trans_edp()
712 if (IS_GEN9_BC(dev_priv)) { in intel_prepare_dp_ddi_buffers()
749 if (IS_GEN9_BC(dev_priv)) { in intel_prepare_hdmi_ddi_buffers()
1378 else if (IS_GEN9_BC(dev_priv)) in intel_ddi_clock_get()
2084 if (IS_GEN9_BC(dev_priv)) in ddi_signal_levels()
2120 } else if (IS_GEN9_BC(dev_priv)) { in intel_ddi_clk_select()
2184 if (IS_GEN9_BC(dev_priv)) in intel_ddi_pre_enable_hdmi()
2265 else if (IS_GEN9_BC(dev_priv)) in intel_ddi_post_disable()
Dintel_i2c.c86 else if (IS_GEN9_BC(dev_priv)) in get_gmbus_pin()
103 else if (IS_GEN9_BC(dev_priv)) in intel_gmbus_is_valid_pin()
Dintel_runtime_pm.c602 if (IS_GEN9_BC(dev_priv)) in gen9_enable_dc5()
626 if (IS_GEN9_BC(dev_priv)) in skl_enable_dc6()
2411 if (IS_GEN9_BC(dev_priv) || IS_CANNONLAKE(dev_priv)) { in get_allowed_dc_mask()
2502 } else if (IS_GEN9_BC(dev_priv)) { in intel_power_domains_init()
2972 } else if (IS_GEN9_BC(dev_priv)) { in intel_power_domains_init_hw()
3013 else if (IS_GEN9_BC(dev_priv)) in intel_power_domains_suspend()
Dintel_mocs.c181 if (IS_GEN9_BC(dev_priv) || IS_CANNONLAKE(dev_priv)) { in get_mocs_settings()
Dintel_cdclk.c2060 } else if (IS_GEN9_BC(dev_priv)) { in intel_update_max_cdclk()
2253 } else if (IS_GEN9_BC(dev_priv)) { in intel_init_cdclk_hooks()
2265 else if (IS_GEN9_BC(dev_priv)) in intel_init_cdclk_hooks()
Di915_debugfs.c1176 max_freq *= (IS_GEN9_BC(dev_priv) || in i915_frequency_info()
1182 max_freq *= (IS_GEN9_BC(dev_priv) || in i915_frequency_info()
1189 max_freq *= (IS_GEN9_BC(dev_priv) || in i915_frequency_info()
1793 if (IS_GEN9_BC(dev_priv) || IS_CANNONLAKE(dev_priv)) { in i915_ring_freq_table()
1813 (IS_GEN9_BC(dev_priv) || in i915_ring_freq_table()
4558 if (IS_GEN9_BC(dev_priv) || IS_CANNONLAKE(dev_priv)) in gen9_sseu_device_status()
Dintel_color.c656 } else if (IS_BROADWELL(dev_priv) || IS_GEN9_BC(dev_priv) || in intel_color_init()
Dintel_fbc.c530 if (IS_BROADWELL(dev_priv) || IS_GEN9_BC(dev_priv)) in find_compression_threshold()
Dintel_pm.c3601 if (IS_GEN9_BC(dev_priv) || IS_BROXTON(dev_priv)) in skl_needs_memory_bw_wa()
6453 IS_GEN9_BC(dev_priv) || IS_CANNONLAKE(dev_priv)) { in gen6_init_rps_frequencies()
6466 if (IS_GEN9_BC(dev_priv) || IS_CANNONLAKE(dev_priv)) { in gen6_init_rps_frequencies()
6774 if (IS_GEN9_BC(dev_priv) || IS_CANNONLAKE(dev_priv)) { in gen6_update_ring_freq()
6792 if (IS_GEN9_BC(dev_priv) || IS_CANNONLAKE(dev_priv)) { in gen6_update_ring_freq()
8036 if (IS_GEN9_BC(dev_priv) || IS_CANNONLAKE(dev_priv)) in intel_enable_gt_powersave()
Dintel_dpll_mgr.c2425 else if (IS_GEN9_BC(dev_priv)) in intel_shared_dpll_init()
Dintel_dp.c253 } else if (IS_GEN9_BC(dev_priv)) { in intel_dp_set_source_rates()
1832 if (is_edp(intel_dp) && IS_GEN9_BC(dev_priv)) { in intel_dp_compute_config()
Di915_drv.h2982 #define IS_GEN9_BC(dev_priv) (IS_GEN9(dev_priv) && !IS_LP(dev_priv)) macro
Di915_gem_gtt.c1898 else if (IS_GEN9_BC(dev_priv)) in gtt_write_workarounds()
Dintel_display.c9226 else if (IS_GEN9_BC(dev_priv)) in haswell_get_ddi_port_state()
13676 if (found || IS_GEN9_BC(dev_priv)) in intel_setup_outputs()
13692 if (IS_GEN9_BC(dev_priv) && in intel_setup_outputs()