Home
last modified time | relevance | path

Searched refs:pp_power_state (Results 1 – 19 of 19) sorted by relevance

/drivers/gpu/drm/amd/powerplay/eventmgr/
Dpsm.c27 struct pp_power_state *state; in psm_get_ui_state()
40 state = (struct pp_power_state *)((unsigned long)state + hwmgr->ps_size); in psm_get_ui_state()
47 struct pp_power_state *state; in psm_get_state_by_classification()
60 state = (struct pp_power_state *)((unsigned long)state + hwmgr->ps_size); in psm_get_state_by_classification()
67 struct pp_power_state *state; in psm_set_states()
81 state = (struct pp_power_state *)((unsigned long)state + hwmgr->ps_size); in psm_set_states()
89 struct pp_power_state *pcurrent; in psm_adjust_power_state_dynamic()
90 struct pp_power_state *requested; in psm_adjust_power_state_dynamic()
Deventtasks.c398 struct pp_power_state *state; in pem_task_create_user_performance_state()
412 state = (struct pp_power_state *)((unsigned long)state + hwmgr->ps_size); in pem_task_create_user_performance_state()
/drivers/gpu/drm/amd/powerplay/inc/
Dpower_state.h30 struct pp_power_state;
41 struct pp_power_state *next;
42 struct pp_power_state *prev;
143 struct pp_power_state { struct
Dhwmgr.h296 struct pp_power_state *prequest_ps,
297 const struct pp_power_state *pcurrent_ps);
311 unsigned long, struct pp_power_state *);
770 struct pp_power_state *ps;
780 struct pp_power_state *current_ps;
781 struct pp_power_state *request_ps;
782 struct pp_power_state *boot_ps;
783 struct pp_power_state *uvd_ps;
Dhardwaremanager.h30 struct pp_power_state;
389 struct pp_power_state *adjusted_ps,
390 const struct pp_power_state *current_ps);
Deventmanager.h93 struct pp_power_state *pnew_power_state;
/drivers/gpu/drm/amd/powerplay/hwmgr/
Dprocess_pptables_v1_0.h31 struct pp_power_state *power_state, int (*call_back_func)(struct pp_hwmgr *, void *,
32 struct pp_power_state *, void *, uint32_t));
Dprocesspptables.h29 struct pp_power_state;
44 struct pp_power_state *ps,
Dvega10_processpptables.h60 struct pp_power_state *power_state, int (*call_back_func)(struct pp_hwmgr *, void *,
61 struct pp_power_state *, void *, uint32_t));
Dhardwaremanager.c174 struct pp_power_state *adjusted_ps, in phm_apply_state_adjust_rules()
175 const struct pp_power_state *current_ps) in phm_apply_state_adjust_rules()
Dhwmgr.c139 struct pp_power_state *state; in hw_init_power_state_table()
151 sizeof(struct pp_power_state); in hw_init_power_state_table()
188 state = (struct pp_power_state *)((unsigned long)state + size); in hw_init_power_state_table()
Drv_hwmgr.c430 struct pp_power_state *prequest_ps, in rv_apply_state_adjust_rules()
431 const struct pp_power_state *pcurrent_ps) in rv_apply_state_adjust_rules()
747 unsigned long entry, struct pp_power_state *ps) in rv_dpm_get_pp_table_entry()
Dsmu7_hwmgr.c2679 struct pp_power_state *request_ps, in smu7_apply_state_adjust_rules()
2680 const struct pp_power_state *current_ps) in smu7_apply_state_adjust_rules()
2851 struct pp_power_state *ps; in smu7_dpm_get_mclk()
2873 struct pp_power_state *ps; in smu7_dpm_get_sclk()
2955 void *state, struct pp_power_state *power_state, in smu7_get_pp_table_entry_callback_func_v1()
3053 unsigned long entry_index, struct pp_power_state *state) in smu7_get_pp_table_entry_v1()
3198 unsigned long entry_index, struct pp_power_state *state) in smu7_get_pp_table_entry_v0()
3305 unsigned long entry_index, struct pp_power_state *state) in smu7_get_pp_table_entry()
4414 struct pp_power_state *ps; in smu7_set_sclk_od()
4456 struct pp_power_state *ps; in smu7_set_mclk_od()
Dcz_hwmgr.c1098 struct pp_power_state *prequest_ps, in cz_apply_state_adjust_rules()
1099 const struct pp_power_state *pcurrent_ps) in cz_apply_state_adjust_rules()
1546 struct pp_power_state *ps; in cz_dpm_get_sclk()
1620 unsigned long entry, struct pp_power_state *ps) in cz_dpm_get_pp_table_entry()
Dprocess_pptables_v1_0.c1278 uint32_t entry_index, struct pp_power_state *power_state, in get_powerplay_table_entry_v1_0() argument
1280 struct pp_power_state *, void *, uint32_t)) in get_powerplay_table_entry_v1_0()
Dvega10_hwmgr.c2990 void *state, struct pp_power_state *power_state, in vega10_get_pp_table_entry_callback_func()
3086 unsigned long entry_index, struct pp_power_state *state) in vega10_get_pp_table_entry()
3119 struct pp_power_state *request_ps, in vega10_apply_state_adjust_rules()
3120 const struct pp_power_state *current_ps) in vega10_apply_state_adjust_rules()
3939 struct pp_power_state *ps; in vega10_dpm_get_sclk()
3961 struct pp_power_state *ps; in vega10_dpm_get_mclk()
5022 struct pp_power_state *ps; in vega10_set_sclk_od()
5074 struct pp_power_state *ps; in vega10_set_mclk_od()
Dvega10_processpptables.c1303 uint32_t entry_index, struct pp_power_state *power_state, in vega10_get_powerplay_table_entry() argument
1305 struct pp_power_state *, void *, uint32_t)) in vega10_get_powerplay_table_entry()
Dprocesspptables.c679 struct pp_power_state *ps, in init_non_clock_fields()
849 struct pp_power_state *ps, in pp_tables_get_entry()
/drivers/gpu/drm/amd/powerplay/
Damd_powerplay.c524 struct pp_power_state *state; in pp_dpm_get_current_power_state()
726 struct pp_power_state *state = (struct pp_power_state *) in pp_dpm_get_pp_num_states()