Home
last modified time | relevance | path

Searched refs:mmcra (Results 1 – 12 of 12) sorted by relevance

/arch/powerpc/oprofile/
Dop_model_power4.c109 mmcra_val = sys->mmcra; in power4_reg_setup()
176 unsigned long mmcra = mmcra_val; in power4_cpu_setup() local
191 mmcra |= MMCRA_SAMPLE_ENABLE; in power4_cpu_setup()
192 mtspr(SPRN_MMCRA, mmcra); in power4_cpu_setup()
284 unsigned long mmcra; in get_pc() local
291 mmcra = mfspr(SPRN_MMCRA); in get_pc()
293 if (use_slot_nums && (mmcra & MMCRA_SAMPLE_ENABLE)) { in get_pc()
294 slot = ((mmcra & MMCRA_SLOT) >> MMCRA_SLOT_SHIFT); in get_pc()
301 (mmcra & cur_cpu_spec->oprofile_mmcra_sihv)) in get_pc()
306 if (mmcra & cur_cpu_spec->oprofile_mmcra_sipr) in get_pc()
[all …]
Dcommon.c133 oprofilefs_create_ulong(root, "mmcra", &sys.mmcra); in op_powerpc_create_files()
/arch/powerpc/perf/
Dpower8-pmu.c405 unsigned long mmcra, mmcr1, mmcr2, unit, combine, psel, cache, val; in power8_compute_mmcr() local
419 mmcra = MMCRA_SDAR_MODE_TLB; in power8_compute_mmcr()
452 mmcra |= MMCRA_SAMPLE_ENABLE; in power8_compute_mmcr()
456 mmcra |= (val & 3) << MMCRA_SAMP_MODE_SHIFT; in power8_compute_mmcr()
457 mmcra |= (val >> 2) << MMCRA_SAMP_ELIG_SHIFT; in power8_compute_mmcr()
470 mmcra |= val << MMCRA_THR_CTL_SHIFT; in power8_compute_mmcr()
472 mmcra |= val << MMCRA_THR_SEL_SHIFT; in power8_compute_mmcr()
474 mmcra |= val << MMCRA_THR_CMP_SHIFT; in power8_compute_mmcr()
479 mmcra |= val << MMCRA_IFM_SHIFT; in power8_compute_mmcr()
513 mmcr[2] = mmcra; in power8_compute_mmcr()
Dpower4-pmu.c361 unsigned long mmcr0 = 0, mmcr1 = 0, mmcra = 0; in p4_compute_mmcr() local
500 mmcra |= MMCRA_SAMPLE_ENABLE; in p4_compute_mmcr()
508 mmcra |= (psel & 1) << MMCRA_PMC8SEL0_SH; in p4_compute_mmcr()
511 mmcra |= MMCRA_SAMPLE_ENABLE; in p4_compute_mmcr()
519 mmcra |= 0x2000; /* mark only one IOP per PPC instruction */ in p4_compute_mmcr()
524 mmcr[2] = mmcra; in p4_compute_mmcr()
Dppc970-pmu.c262 unsigned long mmcr0 = 0, mmcr1 = 0, mmcra = 0; in p970_compute_mmcr() local
385 mmcra |= MMCRA_SAMPLE_ENABLE; in p970_compute_mmcr()
397 mmcra |= 0x2000; /* mark only one IOP per PPC instruction */ in p970_compute_mmcr()
402 mmcr[2] = mmcra; in p970_compute_mmcr()
Dpower7-pmu.c251 unsigned long mmcra = MMCRA_SDAR_DCACHE_MISS | MMCRA_SDAR_ERAT_MISS; in power7_compute_mmcr() local
299 mmcra |= MMCRA_SAMPLE_ENABLE; in power7_compute_mmcr()
310 mmcr[2] = mmcra; in power7_compute_mmcr()
Dpower6-pmu.c181 unsigned long mmcra = MMCRA_SDAR_DCACHE_MISS | MMCRA_SDAR_ERAT_MISS; in p6_compute_mmcr() local
246 mmcra |= MMCRA_SAMPLE_ENABLE; in p6_compute_mmcr()
256 mmcr[2] = mmcra; in p6_compute_mmcr()
Dcore-book3s.c153 unsigned long mmcra = regs->dsisr; in perf_ip_adjust() local
155 if ((ppmu->flags & PPMU_HAS_SSLOT) && (mmcra & MMCRA_SAMPLE_ENABLE)) { in perf_ip_adjust()
156 unsigned long slot = (mmcra & MMCRA_SLOT) >> MMCRA_SLOT_SHIFT; in perf_ip_adjust()
174 unsigned long mmcra = regs->dsisr; in perf_get_data_addr() local
189 sdar_valid = mmcra & sdsync; in perf_get_data_addr()
192 if (!(mmcra & MMCRA_SAMPLE_ENABLE) || sdar_valid) in perf_get_data_addr()
270 unsigned long mmcra = mfspr(SPRN_MMCRA); in perf_read_regs() local
271 int marked = mmcra & MMCRA_SAMPLE_ENABLE; in perf_read_regs()
274 regs->dsisr = mmcra; in perf_read_regs()
328 unsigned long mmcra = regs->dsisr; in siar_valid() local
[all …]
Dpower5-pmu.c389 unsigned long mmcra = MMCRA_SDAR_DCACHE_MISS | MMCRA_SDAR_ERAT_MISS; in power5_compute_mmcr() local
528 mmcra |= MMCRA_SAMPLE_ENABLE; in power5_compute_mmcr()
541 mmcr[2] = mmcra; in power5_compute_mmcr()
Dpower5+-pmu.c458 unsigned long mmcra = 0; in power5p_compute_mmcr() local
583 mmcra |= MMCRA_SAMPLE_ENABLE; in power5p_compute_mmcr()
599 mmcr[2] = mmcra; in power5p_compute_mmcr()
/arch/powerpc/include/asm/
Doprofile_impl.h34 unsigned long mmcra; member
/arch/powerpc/kernel/
Dsysfs.c484 SYSFS_PMCSETUP(mmcra, SPRN_MMCRA);
494 static DEVICE_ATTR(mmcra, 0600, show_mmcra, store_mmcra);