Home
last modified time | relevance | path

Searched refs:mult (Results 1 – 25 of 103) sorted by relevance

12345

/arch/arm/mach-omap2/
Dclkt2xxx_dpllcore.c115 u32 cur_rate, low, mult, div, valid_rate, done_rate; in omap2_reprogram_dpllcore() local
121 mult = omap2xxx_cm_get_core_clk_src(); in omap2_reprogram_dpllcore()
123 if ((rate == (cur_rate / 2)) && (mult == 2)) { in omap2_reprogram_dpllcore()
125 } else if ((rate == (cur_rate * 2)) && (mult == 1)) { in omap2_reprogram_dpllcore()
132 if (mult == 1) in omap2_reprogram_dpllcore()
149 mult = ((rate / 2) / 1000000); in omap2_reprogram_dpllcore()
153 mult = (rate / 1000000); in omap2_reprogram_dpllcore()
157 tmpset.cm_clksel1_pll |= (mult << __ffs(dd->div1_mask)); in omap2_reprogram_dpllcore()
/arch/mn10300/include/asm/
Ddiv64.h79 unsigned __muldiv64u(unsigned val, unsigned mult, unsigned div) in __muldiv64u() argument
87 : "0"(val), "ir"(mult), "r"(div) in __muldiv64u()
100 signed __muldiv64s(signed val, signed mult, signed div) in __muldiv64s() argument
108 : "0"(val), "ir"(mult), "r"(div) in __muldiv64s()
/arch/arm/boot/dts/
Domap36xx-omap3430es2plus-clocks.dtsi38 clock-mult = <1>;
54 clock-mult = <1>;
78 clock-mult = <1>;
86 clock-mult = <1>;
94 clock-mult = <1>;
102 clock-mult = <1>;
110 clock-mult = <1>;
118 clock-mult = <1>;
126 clock-mult = <1>;
134 clock-mult = <1>;
[all …]
Dam33xx-clocks.dtsi23 clock-mult = <1>;
31 clock-mult = <1>;
39 clock-mult = <1>;
47 clock-mult = <1>;
55 clock-mult = <1>;
63 clock-mult = <1>;
71 clock-mult = <1>;
79 clock-mult = <1>;
87 clock-mult = <1>;
95 clock-mult = <1>;
[all …]
Dam43xx-clocks.dtsi39 clock-mult = <1>;
47 clock-mult = <1>;
55 clock-mult = <1>;
63 clock-mult = <1>;
71 clock-mult = <1>;
79 clock-mult = <1>;
87 clock-mult = <1>;
95 clock-mult = <1>;
103 clock-mult = <1>;
266 clock-mult = <1>;
[all …]
Domap36xx-clocks.dtsi74 clock-mult = <1>;
78 clock-mult = <1>;
82 ti,clock-mult = <1>;
86 ti,clock-mult = <1>;
90 clock-mult = <1>;
Dkeystone-clocks.dtsi31 clock-mult = <1>;
40 clock-mult = <1>;
69 clock-mult = <1>;
78 clock-mult = <1>;
87 clock-mult = <1>;
96 clock-mult = <1>;
105 clock-mult = <1>;
114 clock-mult = <1>;
123 clock-mult = <1>;
132 clock-mult = <1>;
[all …]
Domap36xx-am35xx-omap3430es2plus-clocks.dtsi15 clock-mult = <1>;
23 clock-mult = <1>;
58 clock-mult = <1>;
66 clock-mult = <1>;
74 clock-mult = <1>;
82 clock-mult = <1>;
90 clock-mult = <1>;
Domap3xxx-clocks.dtsi46 clock-mult = <2>;
54 clock-mult = <2>;
62 clock-mult = <2>;
70 clock-mult = <1>;
78 clock-mult = <1>;
216 clock-mult = <2>;
233 clock-mult = <1>;
258 clock-mult = <2>;
275 clock-mult = <1>;
305 clock-mult = <1>;
[all …]
Dr8a7793.dtsi208 clock-mult = <1>;
216 clock-mult = <1>;
224 clock-mult = <1>;
232 clock-mult = <1>;
240 clock-mult = <1>;
248 clock-mult = <1>;
256 clock-mult = <1>;
264 clock-mult = <1>;
272 clock-mult = <1>;
/arch/s390/kernel/
Dvtime.c66 u64 delta, fac, mult, div; in update_mt_scaling() local
72 mult = div = 0; in update_mt_scaling()
76 mult *= i + 1; in update_mt_scaling()
77 mult += delta * fac; in update_mt_scaling()
83 __this_cpu_write(mt_scaling_mult, mult); in update_mt_scaling()
132 u64 mult = __this_cpu_read(mt_scaling_mult); in do_account_vtime() local
135 user_scaled = (user_scaled * mult) / div; in do_account_vtime()
136 system_scaled = (system_scaled * mult) / div; in do_account_vtime()
198 u64 mult = __this_cpu_read(mt_scaling_mult); in vtime_account_irq_enter() local
201 system_scaled = (system_scaled * mult) / div; in vtime_account_irq_enter()
/arch/x86/math-emu/
Dpoly.h34 asmlinkage void mul32_Xsig(Xsig *, const unsigned long mult);
35 asmlinkage void mul64_Xsig(Xsig *, const unsigned long long *mult);
36 asmlinkage void mul_Xsig_Xsig(Xsig *dest, const Xsig *mult);
/arch/arm/mach-davinci/
Dclock.c416 u32 ctrl, mult = 1, prediv = 1, postdiv = 1; in clk_pllclk_recalc() local
426 mult = __raw_readl(pll->base + PLLM); in clk_pllclk_recalc()
428 mult = 2 * (mult & PLLM_PLLM_MASK); in clk_pllclk_recalc()
430 mult = (mult & PLLM_PLLM_MASK) + 1; in clk_pllclk_recalc()
456 rate *= mult; in clk_pllclk_recalc()
466 if (mult > 1) in clk_pllclk_recalc()
467 pr_debug("* %d ", mult); in clk_pllclk_recalc()
486 unsigned int mult, unsigned int postdiv) in davinci_set_pllrate() argument
508 if (mult) in davinci_set_pllrate()
509 mult = mult - 1; in davinci_set_pllrate()
[all …]
/arch/sh/kernel/cpu/sh4a/
Dclock-sh7722.c57 unsigned long mult; in dll_recalc() local
60 mult = __raw_readl(DLLFRQ); in dll_recalc()
62 mult = 0; in dll_recalc()
64 return clk->parent->rate * mult; in dll_recalc()
79 unsigned long mult = 1; in pll_recalc() local
83 mult = (((__raw_readl(FRQCR) >> 24) & 0x1f) + 1); in pll_recalc()
87 return (clk->parent->rate * mult) / div; in pll_recalc()
Dclock-sh7366.c54 unsigned long mult; in dll_recalc() local
57 mult = __raw_readl(DLLFRQ); in dll_recalc()
59 mult = 0; in dll_recalc()
61 return clk->parent->rate * mult; in dll_recalc()
76 unsigned long mult = 1; in pll_recalc() local
80 mult = (((__raw_readl(FRQCR) >> 24) & 0x1f) + 1); in pll_recalc()
84 return (clk->parent->rate * mult) / div; in pll_recalc()
Dclock-sh7343.c54 unsigned long mult; in dll_recalc() local
57 mult = __raw_readl(DLLFRQ); in dll_recalc()
59 mult = 0; in dll_recalc()
61 return clk->parent->rate * mult; in dll_recalc()
76 unsigned long mult = 1; in pll_recalc() local
79 mult = (((__raw_readl(FRQCR) >> 24) & 0x1f) + 1); in pll_recalc()
81 return clk->parent->rate * mult; in pll_recalc()
Dclock-sh7723.c58 unsigned long mult; in dll_recalc() local
61 mult = __raw_readl(DLLFRQ); in dll_recalc()
63 mult = 0; in dll_recalc()
65 return clk->parent->rate * mult; in dll_recalc()
80 unsigned long mult = 1; in pll_recalc() local
84 mult = (((__raw_readl(FRQCR) >> 24) & 0x1f) + 1); in pll_recalc()
88 return (clk->parent->rate * mult) / div; in pll_recalc()
/arch/mips/cavium-octeon/
Dcsrc-octeon.c113 u64 mult = clocksource_mips.mult; in sched_clock() local
127 : [cnt] "r" (cnt), [mult] "r" (mult), [shift] "r" (shift) in sched_clock()
/arch/arm/mach-shmobile/
Dtimer.c22 unsigned int mult, unsigned int div) in shmobile_setup_delay_hz() argument
32 unsigned int value = HZ * div / mult; in shmobile_setup_delay_hz()
/arch/c6x/platforms/
Dpll.c271 u32 ctrl, mult = 0, prediv = 0, postdiv = 0; in clk_pllclk_recalc() local
288 mult = pll_read(pll, PLLM); in clk_pllclk_recalc()
289 mult = (mult & PLLM_PLLM_MASK) + 1; in clk_pllclk_recalc()
309 if (mult) in clk_pllclk_recalc()
310 rate *= mult; in clk_pllclk_recalc()
317 prediv, mult, postdiv, rate / 1000000); in clk_pllclk_recalc()
/arch/tile/kernel/
Dtime.c249 return quot * dev->mult + ((rem * dev->mult) >> dev->shift); in ns2cycles()
269 vdso_data->mult = tk->tkr_mono.mult; in update_vsyscall()
/arch/arm/lib/
Ddelay.c52 static inline u64 cyc_to_ns(u64 cyc, u32 mult, u32 shift) in cyc_to_ns() argument
54 return (cyc * mult) >> shift; in cyc_to_ns()
/arch/x86/entry/vsyscall/
Dvsyscall_gtod.c37 vdata->mult = tk->tkr_mono.mult; in update_vsyscall()
/arch/arm64/kernel/vdso/
Dgettimeofday.S66 .macro get_clock_shifted_nsec res, cycle_last, mult argument
75 mul \res, \res, \mult
155 get_clock_shifted_nsec res=x15, cycle_last=x10, mult=x11
220 get_clock_shifted_nsec res=x15, cycle_last=x10, mult=x11
241 get_clock_shifted_nsec res=x15, cycle_last=x10, mult=x11
262 get_clock_shifted_nsec res=x15, cycle_last=x10, mult=x11
/arch/blackfin/kernel/
Dtime-ts.c49 bfin_cs_cycles.mult, bfin_cs_cycles.shift); in bfin_cs_cycles_sched_clock()
99 bfin_cs_gptimer0.mult, bfin_cs_gptimer0.shift); in bfin_cs_gptimer0_sched_clock()
231 evt->mult = div_sc(clock_tick, NSEC_PER_SEC, evt->shift); in bfin_gptmr0_clockevent_init()
345 evt->mult = div_sc(clock_tick, NSEC_PER_SEC, evt->shift); in bfin_coretmr_clockevent_init()

12345