| /arch/cris/include/arch-v32/mach-a3/mach/hwregs/ |
| D | intr_vect_defs.h | 89 unsigned int timer1 : 1; member
131 unsigned int timer1 : 1; member
171 unsigned int timer1 : 1; member
211 unsigned int timer1 : 1; member
|
| D | pinmux_defs.h | 102 unsigned int timer1 : 1; member
|
| /arch/mips/include/asm/sgi/ |
| D | pi1.h | 58 volatile u8 timer1; member
|
| /arch/c6x/boot/dts/ |
| D | dsk6455.dts | 53 timer1: timer@2980000 { label
|
| D | evmc6472.dts | 44 timer1: timer@25f0000 { label
|
| D | tms320c6455.dtsi | 64 timer1: timer@2980000 { label
|
| D | tms320c6472.dtsi | 74 timer1: timer@25f0000 { label
|
| /arch/arm/boot/dts/ |
| D | nspire-classic.dtsi | 36 &timer1 {
|
| D | integratorap.dts | 15 arm,timer-secondary = &timer1;
57 timer1: timer@13000100 { label
|
| D | omap2420.dtsi | 191 timer1: timer@48028000 { label
195 ti,hwmods = "timer1";
|
| D | socfpga_vt.dts | 61 timer1@ffc09000 {
|
| D | nspire-cx.dts | 34 &timer1 {
|
| D | versatile-ab.dts | 193 clock-names = "timer0", "timer1", "apb_pclk";
201 clock-names = "timer0", "timer1", "apb_pclk";
|
| D | omap2430.dtsi | 274 timer1: timer@49018000 { label
278 ti,hwmods = "timer1";
|
| D | dm814x.dtsi | 132 timer1: timer@2e000 { label
136 ti,hwmods = "timer1";
|
| D | nspire.dtsi | 149 timer1: timer@900D0000 { label
|
| D | socfpga.dtsi | 31 timer1 = &timer1;
753 timer1: timer1@ffc09000 { label
|
| D | efm32gg.dtsi | 144 timer1: timer@40010400 { label
|
| D | pxa910.dtsi | 64 timer1: timer@d4016000 { label
|
| D | dm816x.dtsi | 299 timer1: timer@4802e000 { label
303 ti,hwmods = "timer1";
|
| D | arm-realview-pb1176.dts | 221 clock-names = "timer1", "timer2", "apb_pclk";
231 clock-names = "timer1", "timer2", "apb_pclk";
|
| /arch/cris/include/arch-v10/arch/ |
| D | irq.h | 19 #define TIMER1_IRQ_NBR IO_BITNR(R_VECT_MASK_RD, timer1) /* 3 */
|
| /arch/cris/arch-v10/kernel/ |
| D | fasttimer.c | 181 *R_IRQ_MASK0_CLR = IO_STATE(R_IRQ_MASK0_CLR, timer1, clr); in start_timer1()
203 *R_IRQ_MASK0_SET = IO_STATE(R_IRQ_MASK0_SET, timer1, set); in start_timer1()
349 *R_IRQ_MASK0_CLR = IO_STATE(R_IRQ_MASK0_CLR, timer1, clr); in timer1_handler()
|
| /arch/arm/mach-w90x900/ |
| D | cpu.c | 76 static DEFINE_CLK(timer1, 20);
|
| /arch/arm64/boot/dts/altera/ |
| D | socfpga_stratix10.dtsi | 270 timer1: timer1@ffc03100 { label
|