Home
last modified time | relevance | path

Searched refs:ath10k_pci_read32 (Results 1 – 4 of 4) sorted by relevance

/drivers/net/wireless/ath/ath10k/
Dce.c72 return ath10k_pci_read32(ar, ce_ctrl_addr + DST_WR_INDEX_ADDRESS); in ath10k_ce_dest_ring_write_index_get()
85 return ath10k_pci_read32(ar, ce_ctrl_addr + SR_WR_INDEX_ADDRESS); in ath10k_ce_src_ring_write_index_get()
91 return ath10k_pci_read32(ar, ce_ctrl_addr + CURRENT_SRRI_ADDRESS); in ath10k_ce_src_ring_read_index_get()
112 u32 ctrl1_addr = ath10k_pci_read32((ar), in ath10k_ce_src_ring_dmax_set()
124 u32 ctrl1_addr = ath10k_pci_read32(ar, ce_ctrl_addr + CE_CTRL1_ADDRESS); in ath10k_ce_src_ring_byte_swap_set()
135 u32 ctrl1_addr = ath10k_pci_read32(ar, ce_ctrl_addr + CE_CTRL1_ADDRESS); in ath10k_ce_dest_ring_byte_swap_set()
145 return ath10k_pci_read32(ar, ce_ctrl_addr + CURRENT_DRRI_ADDRESS); in ath10k_ce_dest_ring_read_index_get()
166 u32 addr = ath10k_pci_read32(ar, ce_ctrl_addr + SRC_WATERMARK_ADDRESS); in ath10k_ce_src_ring_highmark_set()
177 u32 addr = ath10k_pci_read32(ar, ce_ctrl_addr + SRC_WATERMARK_ADDRESS); in ath10k_ce_src_ring_lowmark_set()
188 u32 addr = ath10k_pci_read32(ar, ce_ctrl_addr + DST_WATERMARK_ADDRESS); in ath10k_ce_dest_ring_highmark_set()
[all …]
Dpci.c640 u32 ath10k_pci_read32(struct ath10k *ar, u32 offset) in ath10k_pci_read32() function
667 return ath10k_pci_read32(ar, RTC_SOC_BASE_ADDRESS + addr); in ath10k_pci_soc_read32()
677 return ath10k_pci_read32(ar, PCIE_LOCAL_BASE_ADDRESS + addr); in ath10k_pci_reg_read32()
690 cause = ath10k_pci_read32(ar, SOC_CORE_BASE_ADDRESS + in ath10k_pci_irq_pending()
710 (void)ath10k_pci_read32(ar, SOC_CORE_BASE_ADDRESS + in ath10k_pci_disable_and_clear_legacy_irq()
722 (void)ath10k_pci_read32(ar, SOC_CORE_BASE_ADDRESS + in ath10k_pci_enable_legacy_irq()
831 val = (ath10k_pci_read32(ar, SOC_CORE_BASE_ADDRESS + in ath10k_pci_targ_cpu_to_ce_addr()
836 val = ath10k_pci_read32(ar, PCIE_BAR_REG_ADDRESS); in ath10k_pci_targ_cpu_to_ce_addr()
1498 val = ath10k_pci_read32(ar, SOC_CORE_BASE_ADDRESS + in ath10k_pci_irq_msi_fw_mask()
1520 val = ath10k_pci_read32(ar, SOC_CORE_BASE_ADDRESS + in ath10k_pci_irq_msi_fw_unmask()
[all …]
Dpci.h252 u32 ath10k_pci_read32(struct ath10k *ar, u32 offset);
Dce.h431 ath10k_pci_read32((ar), CE_WRAPPER_BASE_ADDRESS + \