Home
last modified time | relevance | path

Searched refs:amdgpu_irq_add_id (Results 1 – 25 of 53) sorted by relevance

123

/drivers/gpu/drm/amd/amdgpu/
Dmxgpu_ai.c346 r = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_BIF, 135, &adev->virt.rcv_irq); in xgpu_ai_mailbox_add_irq_id()
350 r = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_BIF, 138, &adev->virt.ack_irq); in xgpu_ai_mailbox_add_irq_id()
Dmxgpu_nv.c378 r = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_BIF, 135, &adev->virt.rcv_irq); in xgpu_nv_mailbox_add_irq_id()
382 r = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_BIF, 138, &adev->virt.ack_irq); in xgpu_nv_mailbox_add_irq_id()
Damdgpu_irq.h108 int amdgpu_irq_add_id(struct amdgpu_device *adev,
Dmxgpu_vi.c582 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, 135, &adev->virt.rcv_irq); in xgpu_vi_mailbox_add_irq_id()
586 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, 138, &adev->virt.ack_irq); in xgpu_vi_mailbox_add_irq_id()
Dgmc_v9_0.c1566 r = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_VMC, VMC_1_0__SRCID__VM_FAULT, in gmc_v9_0_sw_init()
1572 r = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_VMC1, VMC_1_0__SRCID__VM_FAULT, in gmc_v9_0_sw_init()
1578 r = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_UTCL2, UTCL2_1_0__SRCID__FAULT, in gmc_v9_0_sw_init()
1587 r = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_DF, 0, in gmc_v9_0_sw_init()
Dgmc_v10_0.c899 r = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_VMC, in gmc_v10_0_sw_init()
906 r = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_UTCL2, in gmc_v10_0_sw_init()
914 r = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_DF, 0, in gmc_v10_0_sw_init()
Dnbio_v7_4.c544 r = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_BIF, in nbio_v7_4_init_ras_controller_interrupt()
562 r = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_BIF, in nbio_v7_4_init_ras_err_event_athub_interrupt()
Dsdma_v2_4.c851 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, VISLANDS30_IV_SRCID_SDMA_TRAP, in sdma_v2_4_sw_init()
857 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, 241, in sdma_v2_4_sw_init()
863 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, VISLANDS30_IV_SRCID_SDMA_SRBM_WRITE, in sdma_v2_4_sw_init()
Dsdma_v4_0.c1919 r = amdgpu_irq_add_id(adev, sdma_v4_0_seq_to_irq_id(i), in sdma_v4_0_sw_init()
1928 r = amdgpu_irq_add_id(adev, sdma_v4_0_seq_to_irq_id(i), in sdma_v4_0_sw_init()
1937 r = amdgpu_irq_add_id(adev, sdma_v4_0_seq_to_irq_id(i), in sdma_v4_0_sw_init()
1943 r = amdgpu_irq_add_id(adev, sdma_v4_0_seq_to_irq_id(i), in sdma_v4_0_sw_init()
1949 r = amdgpu_irq_add_id(adev, sdma_v4_0_seq_to_irq_id(i), in sdma_v4_0_sw_init()
1955 r = amdgpu_irq_add_id(adev, sdma_v4_0_seq_to_irq_id(i), in sdma_v4_0_sw_init()
Dcik_sdma.c964 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, 224, in cik_sdma_sw_init()
970 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, 241, in cik_sdma_sw_init()
976 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, 247, in cik_sdma_sw_init()
Dgmc_v6_0.c832 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, 146, &adev->gmc.vm_fault); in gmc_v6_0_sw_init()
836 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, 147, &adev->gmc.vm_fault); in gmc_v6_0_sw_init()
Dsi_dma.c492 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, 224, in si_dma_sw_init()
498 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, 244, in si_dma_sw_init()
Dsdma_v3_0.c1129 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, VISLANDS30_IV_SRCID_SDMA_TRAP, in sdma_v3_0_sw_init()
1135 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, 241, in sdma_v3_0_sw_init()
1141 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, VISLANDS30_IV_SRCID_SDMA_SRBM_WRITE, in sdma_v3_0_sw_init()
Djpeg_v3_0.c82 r = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_VCN, in jpeg_v3_0_sw_init()
Dvce_v2_0.c420 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, 167, &adev->vce.irq); in vce_v2_0_sw_init()
Damdgpu_irq.c437 int amdgpu_irq_add_id(struct amdgpu_device *adev, in amdgpu_irq_add_id() function
Dgmc_v7_0.c1004 …r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, VISLANDS30_IV_SRCID_GFX_PAGE_INV_FAULT, &a… in gmc_v7_0_sw_init()
1008 …r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, VISLANDS30_IV_SRCID_GFX_MEM_PROT_FAULT, &a… in gmc_v7_0_sw_init()
Djpeg_v2_5.c95 r = amdgpu_irq_add_id(adev, amdgpu_ih_clientid_jpeg[i], in jpeg_v2_5_sw_init()
Dvega10_ih.c478 r = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_IH, 0, in vega10_ih_sw_init()
Duvd_v4_2.c111 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, 124, &adev->uvd.inst->irq); in uvd_v4_2_sw_init()
Djpeg_v1_0.c483 r = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_VCN, 126, &adev->jpeg.inst->irq); in jpeg_v1_0_sw_init()
Duvd_v3_1.c554 r = amdgpu_irq_add_id(adev, AMDGPU_IRQ_CLIENTID_LEGACY, 124, &adev->uvd.inst->irq); in uvd_v3_1_sw_init()
/drivers/gpu/drm/amd/pm/powerplay/hwmgr/
Dsmu_helper.c665 amdgpu_irq_add_id((struct amdgpu_device *)(hwmgr->adev), in smu9_register_irq_handlers()
669 amdgpu_irq_add_id((struct amdgpu_device *)(hwmgr->adev), in smu9_register_irq_handlers()
675 amdgpu_irq_add_id((struct amdgpu_device *)(hwmgr->adev), in smu9_register_irq_handlers()
/drivers/gpu/drm/amd/pm/swsmu/smu13/
Dsmu_v13_0.c1354 ret = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_THM, in smu_v13_0_register_irq_handler()
1360 ret = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_THM, in smu_v13_0_register_irq_handler()
1367 ret = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_ROM_SMUIO, in smu_v13_0_register_irq_handler()
1373 ret = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_MP1, in smu_v13_0_register_irq_handler()
/drivers/gpu/drm/amd/pm/swsmu/smu11/
Dsmu_v11_0.c1522 ret = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_THM, in smu_v11_0_register_irq_handler()
1528 ret = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_THM, in smu_v11_0_register_irq_handler()
1535 ret = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_ROM_SMUIO, in smu_v11_0_register_irq_handler()
1541 ret = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_MP1, in smu_v11_0_register_irq_handler()

123