/drivers/bus/ |
D | omap_l3_noc.c | 172 u32 err_reg, mask_val; in l3_interrupt_handler() local 213 mask_val = readl_relaxed(mask_reg); in l3_interrupt_handler() 214 mask_val &= ~(1 << err_src); in l3_interrupt_handler() 215 writel_relaxed(mask_val, mask_reg); in l3_interrupt_handler() 320 u32 mask_val; in l3_resume_noirq() local 330 mask_val = readl_relaxed(mask_regx); in l3_resume_noirq() 331 mask_val &= ~(flag_mux->mask_app_bits); in l3_resume_noirq() 333 writel_relaxed(mask_val, mask_regx); in l3_resume_noirq() 336 mask_val = readl_relaxed(mask_regx); in l3_resume_noirq() 337 mask_val &= ~(flag_mux->mask_dbg_bits); in l3_resume_noirq() [all …]
|
/drivers/irqchip/ |
D | irq-csky-mpintc.c | 128 const struct cpumask *mask_val, in csky_irq_set_affinity() argument 135 cpu = cpumask_any_and(mask_val, cpu_online_mask); in csky_irq_set_affinity() 137 cpu = cpumask_first(mask_val); in csky_irq_set_affinity() 151 if (cpumask_equal(mask_val, cpu_present_mask)) in csky_irq_set_affinity()
|
D | irq-hip04.c | 147 const struct cpumask *mask_val, in hip04_irq_set_affinity() argument 155 cpu = cpumask_any_and(mask_val, cpu_online_mask); in hip04_irq_set_affinity() 157 cpu = cpumask_first(mask_val); in hip04_irq_set_affinity()
|
D | exynos-combiner.c | 94 const struct cpumask *mask_val, bool force) in combiner_set_affinity() argument 101 return chip->irq_set_affinity(data, mask_val, force); in combiner_set_affinity()
|
D | irq-sifive-plic.c | 137 const struct cpumask *mask_val, bool force) in plic_set_affinity() argument 143 cpumask_and(&amask, &priv->lmask, mask_val); in plic_set_affinity()
|
D | irq-apple-aic.c | 269 const struct cpumask *mask_val, bool force) in aic_irq_set_affinity() argument 276 cpu = cpumask_first(mask_val); in aic_irq_set_affinity() 278 cpu = cpumask_any_and(mask_val, cpu_online_mask); in aic_irq_set_affinity()
|
D | irq-armada-370-xp.c | 449 const struct cpumask *mask_val, bool force) in armada_xp_set_affinity() argument 456 cpu = cpumask_any_and(mask_val, cpu_online_mask); in armada_xp_set_affinity()
|
D | irq-gic.c | 799 static int gic_set_affinity(struct irq_data *d, const struct cpumask *mask_val, in gic_set_affinity() argument 806 cpu = cpumask_any_and(mask_val, cpu_online_mask); in gic_set_affinity() 808 cpu = cpumask_first(mask_val); in gic_set_affinity() 819 trace_android_vh_gic_set_affinity(d, mask_val, force, gic_cpu_map, reg); in gic_set_affinity()
|
D | irq-gic-v3.c | 1277 static int gic_set_affinity(struct irq_data *d, const struct cpumask *mask_val, in gic_set_affinity() argument 1287 cpu = cpumask_first(mask_val); in gic_set_affinity() 1289 cpu = cpumask_any_and(mask_val, cpu_online_mask); in gic_set_affinity() 1306 trace_android_rvh_gic_v3_set_affinity(d, mask_val, &val, force, gic_dist_base(d), in gic_set_affinity()
|
D | irq-gic-v3-its.c | 1664 static int its_set_affinity(struct irq_data *d, const struct cpumask *mask_val, in its_set_affinity() argument 1680 cpu = its_select_cpu(d, mask_val); in its_set_affinity() 1682 cpu = cpumask_pick_least_loaded(d, mask_val); in its_set_affinity() 3799 const struct cpumask *mask_val, in its_vpe_set_affinity() argument 3827 if (table_mask && cpumask_and(&common, mask_val, table_mask)) in its_vpe_set_affinity() 3830 cpu = cpumask_first(mask_val); in its_vpe_set_affinity() 4228 const struct cpumask *mask_val, in its_sgi_set_affinity() argument 4236 irq_data_update_effective_affinity(d, mask_val); in its_sgi_set_affinity()
|
D | irq-mvebu-sei.c | 94 const struct cpumask *mask_val, in mvebu_sei_set_affinity() argument
|
D | irq-ti-sci-inta.c | 503 const struct cpumask *mask_val, bool force) in ti_sci_inta_set_affinity() argument
|
/drivers/net/ethernet/chelsio/cxgb4/ |
D | cxgb4_tc_u32_parse.h | 57 u32 mask_val; in cxgb4_fill_ipv4_frag() local 61 mask_val = ntohl(mask) & 0x0000FFFF; in cxgb4_fill_ipv4_frag() 63 if (frag_val == 0x1 && mask_val != 0x3FFF) { /* MF set */ in cxgb4_fill_ipv4_frag() 66 } else if (frag_val == 0x2 && mask_val != 0x3FFF) { /* DF set */ in cxgb4_fill_ipv4_frag()
|
/drivers/net/wireless/ath/ath9k/ |
D | ar9003_wow.c | 126 u32 pattern_val, mask_val; in ath9k_hw_wow_apply_pattern() local 145 memcpy(&mask_val, user_mask, 4); in ath9k_hw_wow_apply_pattern() 146 REG_WRITE(ah, (AR_WOW_TB_MASK(pattern_count) + i), mask_val); in ath9k_hw_wow_apply_pattern()
|
D | xmit.c | 1618 u16 mask_val = mask * val; in ath9k_set_moredata() local 1621 if ((hdr->frame_control & mask) != mask_val) { in ath9k_set_moredata() 1622 hdr->frame_control = (hdr->frame_control & ~mask) | mask_val; in ath9k_set_moredata()
|
/drivers/watchdog/ |
D | s3c2410_wdt.c | 206 u32 mask_val = 1 << wdt->drv_data->mask_bit; in s3c2410wdt_mask_and_disable_reset() local 214 val = mask_val; in s3c2410wdt_mask_and_disable_reset() 218 mask_val, val); in s3c2410wdt_mask_and_disable_reset() 224 mask_val, val); in s3c2410wdt_mask_and_disable_reset()
|
/drivers/media/platform/qcom/venus/ |
D | hfi_venus.c | 460 u32 ctrl_status = 0, mask_val; in venus_boot_core() local 467 mask_val = readl(wrapper_base + WRAPPER_INTR_MASK); in venus_boot_core() 468 mask_val &= ~(WRAPPER_INTR_MASK_A2HWD_BASK_V6 | in venus_boot_core() 471 mask_val = WRAPPER_INTR_MASK_A2HVCODEC_MASK; in venus_boot_core() 473 writel(mask_val, wrapper_base + WRAPPER_INTR_MASK); in venus_boot_core() 557 u32 mask_val; in venus_halt_axi() local 572 mask_val = (BIT(2) | BIT(1) | BIT(0)); in venus_halt_axi() 573 writel(mask_val, wrapper_base + WRAPPER_DEBUG_BRIDGE_LPI_CONTROL_V6); in venus_halt_axi()
|
/drivers/net/ethernet/qlogic/qed/ |
D | qed_debug.c | 5389 reg_result->mask_val = qed_rd(p_hwfn, in qed_dbg_read_attn() 7370 masked_str = reg_result->mask_val & BIT(bit_idx) ? in qed_dbg_parse_attn()
|
D | qed_hsi.h | 1993 u32 mask_val; member
|