Home
last modified time | relevance | path

Searched refs:pgtbl_cfg (Results 1 – 11 of 11) sorted by relevance

/drivers/iommu/arm/arm-smmu/
Darm-smmu-qcom.c120 const struct io_pgtable_cfg *pgtbl_cfg) in qcom_adreno_smmu_set_ttbr0_cfg() argument
132 if (!pgtbl_cfg) { in qcom_adreno_smmu_set_ttbr0_cfg()
147 tcr |= arm_smmu_lpae_tcr(pgtbl_cfg); in qcom_adreno_smmu_set_ttbr0_cfg()
151 cb->ttbr[0] = pgtbl_cfg->arm_lpae_s1_cfg.ttbr; in qcom_adreno_smmu_set_ttbr0_cfg()
192 struct io_pgtable_cfg *pgtbl_cfg, struct device *dev) in qcom_adreno_smmu_init_context() argument
210 pgtbl_cfg->quirks |= IO_PGTABLE_QUIRK_ARM_TTBR1; in qcom_adreno_smmu_init_context()
242 struct io_pgtable_cfg *pgtbl_cfg, struct device *dev) in qcom_smmu_init_context() argument
Dqcom_iommu.c233 struct io_pgtable_cfg pgtbl_cfg; in qcom_iommu_init_domain() local
241 pgtbl_cfg = (struct io_pgtable_cfg) { in qcom_iommu_init_domain()
252 pgtbl_ops = alloc_io_pgtable_ops(ARM_32_LPAE_S1, &pgtbl_cfg, qcom_domain); in qcom_iommu_init_domain()
260 domain->pgsize_bitmap = pgtbl_cfg.pgsize_bitmap; in qcom_iommu_init_domain()
261 domain->geometry.aperture_end = (1ULL << pgtbl_cfg.ias) - 1; in qcom_iommu_init_domain()
285 pgtbl_cfg.arm_lpae_s1_cfg.ttbr | in qcom_iommu_init_domain()
291 arm_smmu_lpae_tcr2(&pgtbl_cfg)); in qcom_iommu_init_domain()
293 arm_smmu_lpae_tcr(&pgtbl_cfg) | ARM_SMMU_TCR_EAE); in qcom_iommu_init_domain()
297 pgtbl_cfg.arm_lpae_s1_cfg.mair); in qcom_iommu_init_domain()
299 pgtbl_cfg.arm_lpae_s1_cfg.mair >> 32); in qcom_iommu_init_domain()
Darm-smmu.c473 struct io_pgtable_cfg *pgtbl_cfg) in arm_smmu_init_context_bank() argument
484 cb->tcr[0] = pgtbl_cfg->arm_v7s_cfg.tcr; in arm_smmu_init_context_bank()
486 cb->tcr[0] = arm_smmu_lpae_tcr(pgtbl_cfg); in arm_smmu_init_context_bank()
487 cb->tcr[1] = arm_smmu_lpae_tcr2(pgtbl_cfg); in arm_smmu_init_context_bank()
494 cb->tcr[0] = arm_smmu_lpae_vtcr(pgtbl_cfg); in arm_smmu_init_context_bank()
500 cb->ttbr[0] = pgtbl_cfg->arm_v7s_cfg.ttbr; in arm_smmu_init_context_bank()
508 if (pgtbl_cfg->quirks & IO_PGTABLE_QUIRK_ARM_TTBR1) in arm_smmu_init_context_bank()
509 cb->ttbr[1] |= pgtbl_cfg->arm_lpae_s1_cfg.ttbr; in arm_smmu_init_context_bank()
511 cb->ttbr[0] |= pgtbl_cfg->arm_lpae_s1_cfg.ttbr; in arm_smmu_init_context_bank()
514 cb->ttbr[0] = pgtbl_cfg->arm_lpae_s2_cfg.vttbr; in arm_smmu_init_context_bank()
[all …]
Darm-smmu-nvidia.c262 struct io_pgtable_cfg *pgtbl_cfg, in nvidia_smmu_init_context() argument
283 pgtbl_cfg->pgsize_bitmap = smmu->pgsize_bitmap; in nvidia_smmu_init_context()
Darm-smmu-impl.c72 struct io_pgtable_cfg *pgtbl_cfg, struct device *dev) in cavium_init_context() argument
/drivers/iommu/
Dapple-dart.c388 struct io_pgtable_cfg *pgtbl_cfg = in apple_dart_setup_translation() local
391 for (i = 0; i < pgtbl_cfg->apple_dart_cfg.n_ttbrs; ++i) in apple_dart_setup_translation()
393 pgtbl_cfg->apple_dart_cfg.ttbr[i]); in apple_dart_setup_translation()
406 struct io_pgtable_cfg pgtbl_cfg; in apple_dart_finalize_domain() local
421 pgtbl_cfg = (struct io_pgtable_cfg){ in apple_dart_finalize_domain()
430 alloc_io_pgtable_ops(APPLE_DART, &pgtbl_cfg, domain); in apple_dart_finalize_domain()
436 domain->pgsize_bitmap = pgtbl_cfg.pgsize_bitmap; in apple_dart_finalize_domain()
/drivers/iommu/arm/arm-smmu-v3/
Darm-smmu-v3.c2089 struct io_pgtable_cfg *pgtbl_cfg) in arm_smmu_domain_finalise_s1() argument
2095 typeof(&pgtbl_cfg->arm_lpae_s1_cfg.tcr) tcr = &pgtbl_cfg->arm_lpae_s1_cfg.tcr; in arm_smmu_domain_finalise_s1()
2115 cfg->cd.ttbr = pgtbl_cfg->arm_lpae_s1_cfg.ttbr; in arm_smmu_domain_finalise_s1()
2123 cfg->cd.mair = pgtbl_cfg->arm_lpae_s1_cfg.mair; in arm_smmu_domain_finalise_s1()
2148 struct io_pgtable_cfg *pgtbl_cfg) in arm_smmu_domain_finalise_s2() argument
2153 typeof(&pgtbl_cfg->arm_lpae_s2_cfg.vtcr) vtcr; in arm_smmu_domain_finalise_s2()
2159 vtcr = &pgtbl_cfg->arm_lpae_s2_cfg.vtcr; in arm_smmu_domain_finalise_s2()
2161 cfg->vttbr = pgtbl_cfg->arm_lpae_s2_cfg.vttbr; in arm_smmu_domain_finalise_s2()
2178 struct io_pgtable_cfg pgtbl_cfg; in arm_smmu_domain_finalise() local
2216 pgtbl_cfg = (struct io_pgtable_cfg) { in arm_smmu_domain_finalise()
[all …]
/drivers/gpu/drm/panfrost/
Dpanfrost_mmu.c111 struct io_pgtable_cfg *cfg = &mmu->pgtbl_cfg; in panfrost_mmu_enable()
590 mmu->pgtbl_cfg = (struct io_pgtable_cfg) { in panfrost_mmu_ctx_create()
599 mmu->pgtbl_ops = alloc_io_pgtable_ops(ARM_MALI_LPAE, &mmu->pgtbl_cfg, in panfrost_mmu_ctx_create()
Dpanfrost_device.h128 struct io_pgtable_cfg pgtbl_cfg; member
/drivers/iommu/amd/
Damd_iommu_types.h499 container_of((x), struct amd_io_pgtable, pgtbl_cfg)
502 struct io_pgtable_cfg pgtbl_cfg; member
Diommu.c1876 if (domain->iop.pgtbl_cfg.tlb) in protection_domain_free()
1939 pgtbl_ops = alloc_io_pgtable_ops(pgtable, &domain->iop.pgtbl_cfg, domain); in protection_domain_alloc()
2302 if (domain->iop.pgtbl_cfg.tlb) in amd_iommu_domain_direct_map()