Home
last modified time | relevance | path

Searched refs:atb_parents (Results 1 – 12 of 12) sorted by relevance

/drivers/clk/mediatek/
Dclk-mt7629.c226 static const char * const atb_parents[] = { variable
509 MUX_GATE(CLK_TOP_ATB_SEL, "atb_sel", atb_parents,
Dclk-mt7622.c217 static const char * const atb_parents[] = { variable
535 MUX_GATE(CLK_TOP_ATB_SEL, "atb_sel", atb_parents,
Dclk-mt6797.c250 static const char * const atb_parents[] = { variable
362 MUX(CLK_TOP_MUX_ATB, "atb_sel", atb_parents,
Dclk-mt8195-topckgen.c403 static const char * const atb_parents[] = { variable
952 atb_parents, 0x08C, 0x090, 0x094, 8, 2, 15, 0x08, 5),
Dclk-mt6765.c205 static const char * const atb_parents[] = { variable
384 MUX_GATE_CLR_SET_UPD(CLK_TOP_ATB_SEL, "atb_sel", atb_parents, CLK_CFG_1,
Dclk-mt6779.c412 static const char * const atb_parents[] = { variable
709 MUX_GATE_CLR_SET_UPD(CLK_TOP_ATB, "atb_sel", atb_parents,
Dclk-mt8183.c395 static const char * const atb_parents[] = { variable
602 atb_parents, 0xa0,
Dclk-mt2712.c426 static const char * const atb_parents[] = { variable
787 atb_parents, 0x090, 16, 2, 23),
Dclk-mt8365.c136 static const char * const atb_parents[] = { variable
430 MUX_GATE_CLR_SET_UPD(CLK_TOP_ATB_SEL, "atb_sel", atb_parents, 0x050,
Dclk-mt8192.c324 static const char * const atb_parents[] = { variable
625 atb_parents, 0x090, 0x094, 0x098, 16, 2, 23, 0x008, 3),
Dclk-mt8173.c357 static const char * const atb_parents[] __initconst = { variable
570 MUX_GATE(CLK_TOP_ATB_SEL, "atb_sel", atb_parents, 0x0090, 16, 2, 23),
/drivers/clk/sprd/
Dsc9863a-clk.c684 static const struct clk_parent_data atb_parents[] = { variable
690 static SPRD_COMP_CLK_DATA(atb_clk, "atb-clk", atb_parents, 0xa50,