Home
last modified time | relevance | path

Searched refs:DDR_TRAINING_UART_DISABLE (Results 1 – 15 of 15) sorted by relevance

/third_party/uboot/u-boot-2020.01/drivers/ddr/hisilicon/hi3519av100/
Dddr_training_custom.h35 #define DDR_TRAINING_UART_DISABLE macro
/third_party/uboot/u-boot-2020.01/drivers/ddr/hisilicon/hi3556av100/
Dddr_training_custom.h35 #define DDR_TRAINING_UART_DISABLE macro
/third_party/uboot/u-boot-2020.01/drivers/ddr/hisilicon/hi3516dv300/
Dddr_training_custom.h33 #define DDR_TRAINING_UART_DISABLE macro
/third_party/uboot/u-boot-2020.01/drivers/ddr/hisilicon/hi3516av300/
Dddr_training_custom.h33 #define DDR_TRAINING_UART_DISABLE macro
/third_party/uboot/u-boot-2020.01/drivers/ddr/hisilicon/hi3559av100/
Dddr_training_custom.h35 #define DDR_TRAINING_UART_DISABLE macro
/third_party/uboot/u-boot-2020.01/drivers/ddr/hisilicon/hi3516cv500/
Dddr_training_custom.h33 #define DDR_TRAINING_UART_DISABLE macro
/third_party/uboot/u-boot-2020.01/drivers/ddr/hisilicon/hi3516ev200/
Dddr_training_custom.h34 #define DDR_TRAINING_UART_DISABLE macro
/third_party/uboot/u-boot-2020.01/drivers/ddr/hisilicon/hi3516ev300/
Dddr_training_custom.h34 #define DDR_TRAINING_UART_DISABLE macro
/third_party/uboot/u-boot-2020.01/drivers/ddr/hisilicon/hi3518ev300/
Dddr_training_custom.h34 #define DDR_TRAINING_UART_DISABLE macro
/third_party/uboot/u-boot-2020.01/drivers/ddr/hisilicon/hi3516dv200/
Dddr_training_custom.h34 #define DDR_TRAINING_UART_DISABLE macro
/third_party/uboot/u-boot-2020.01/drivers/ddr/hisilicon/hi3520dv500/
Dddr_training_custom.h34 #define DDR_TRAINING_UART_DISABLE macro
/third_party/uboot/u-boot-2020.01/drivers/ddr/hisilicon/hi3521dv200/
Dddr_training_custom.h34 #define DDR_TRAINING_UART_DISABLE macro
/third_party/uboot/u-boot-2020.01/drivers/ddr/hisilicon/hi3535av100/
Dddr_training_custom.h34 #define DDR_TRAINING_UART_DISABLE macro
/third_party/uboot/u-boot-2020.01/drivers/ddr/hisilicon/hi3531dv200/
Dddr_training_custom.h34 #define DDR_TRAINING_UART_DISABLE macro
/third_party/uboot/u-boot-2020.01/drivers/ddr/hisilicon/default/
Dddr_training_internal_config.h113 #ifdef DDR_TRAINING_UART_DISABLE