Home
last modified time | relevance | path

Searched refs:PHY_PHYINITCTRL_INIT_EN (Results 1 – 7 of 7) sorted by relevance

/third_party/uboot/u-boot-2020.01/drivers/ddr/hisilicon/default/
Dddr_phy_t16.h207 #define PHY_PHYINITCTRL_INIT_EN (1 << 0) /* PHY Initialization Enable. */ macro
345 | PHY_PHYINITCTRL_INIT_EN, \
349 & PHY_PHYINITCTRL_INIT_EN)) \
Dddr_phy_t28.h204 #define PHY_PHYINITCTRL_INIT_EN (1 << 0) /* PHY Initialization Enable. */ macro
343 | PHY_PHYINITCTRL_INIT_EN, \
347 & PHY_PHYINITCTRL_INIT_EN)) \
Dddr_phy_s28_v300.h222 #define PHY_PHYINITCTRL_INIT_EN (1 << 0) /* PHY Initialization Enable. */ macro
377 | PHY_PHYINITCTRL_INIT_EN, \
381 & PHY_PHYINITCTRL_INIT_EN)) \
Dddr_phy_t12_v101.h201 #define PHY_PHYINITCTRL_INIT_EN (1 << 0) /* PHY Initialization Enable. */ macro
372 | PHY_PHYINITCTRL_INIT_EN, \
376 & PHY_PHYINITCTRL_INIT_EN)) \
Dddr_phy_t12_v100.h202 #define PHY_PHYINITCTRL_INIT_EN (1 << 0) /* PHY Initialization Enable. */ macro
373 | PHY_PHYINITCTRL_INIT_EN, \
377 & PHY_PHYINITCTRL_INIT_EN)) \
Dddr_phy_s40.h184 #define PHY_PHYINITCTRL_INIT_EN (1 << 0) /* PHY Initialization Enable. */ macro
Dddr_training_impl.c1571 ddr_write(item | PHY_PHYINITCTRL_INIT_EN | init_ctrl, base_phy + DDR_PHY_PHYINITCTRL); in ddr_hw_training_process()