Home
last modified time | relevance | path

Searched refs:ins (Results 1 – 25 of 511) sorted by relevance

12345678910>>...21

/third_party/mesa3d/src/panfrost/midgard/
Dmidgard_emit.c89 mir_pack_mod(midgard_instruction *ins, unsigned i, bool scalar) in mir_pack_mod() argument
91 bool integer = midgard_is_integer_op(ins->op); in mir_pack_mod()
92 unsigned base_size = max_bitsize_for_alu(ins); in mir_pack_mod()
93 unsigned sz = nir_alu_type_get_type_size(ins->src_types[i]); in mir_pack_mod()
97 mir_get_imod(ins->src_shift[i], ins->src_types[i], half, scalar) : in mir_pack_mod()
98 ((ins->src_abs[i] << 0) | in mir_pack_mod()
99 ((ins->src_neg[i] << 1))); in mir_pack_mod()
134 vector_to_scalar_alu(midgard_vector_alu v, midgard_instruction *ins) in vector_to_scalar_alu() argument
136 bool is_full = nir_alu_type_get_type_size(ins->dest_type) == 32; in vector_to_scalar_alu()
138 bool half_0 = nir_alu_type_get_type_size(ins->src_types[0]) == 16; in vector_to_scalar_alu()
[all …]
Dmir.c28 void mir_rewrite_index_src_single(midgard_instruction *ins, unsigned old, unsigned new) in mir_rewrite_index_src_single() argument
30 mir_foreach_src(ins, i) { in mir_rewrite_index_src_single()
31 if (ins->src[i] == old) in mir_rewrite_index_src_single()
32 ins->src[i] = new; in mir_rewrite_index_src_single()
36 void mir_rewrite_index_dst_single(midgard_instruction *ins, unsigned old, unsigned new) in mir_rewrite_index_dst_single() argument
38 if (ins->dest == old) in mir_rewrite_index_dst_single()
39 ins->dest = new; in mir_rewrite_index_dst_single()
43 mir_rewrite_index_src_single_swizzle(midgard_instruction *ins, unsigned old, unsigned new, unsigned… in mir_rewrite_index_src_single_swizzle() argument
45 for (unsigned i = 0; i < ARRAY_SIZE(ins->src); ++i) { in mir_rewrite_index_src_single_swizzle()
46 if (ins->src[i] != old) continue; in mir_rewrite_index_src_single_swizzle()
[all …]
Dmidgard_ra.c188 mir_foreach_instr_global(ctx, ins) { in mir_lower_special_reads()
189 switch (ins->type) { in mir_lower_special_reads()
191 mark_node_class(aluw, ins->dest); in mir_lower_special_reads()
192 mark_node_class(alur, ins->src[0]); in mir_lower_special_reads()
193 mark_node_class(alur, ins->src[1]); in mir_lower_special_reads()
194 mark_node_class(alur, ins->src[2]); in mir_lower_special_reads()
196 if (ins->compact_branch && ins->writeout) in mir_lower_special_reads()
197 mark_node_class(brar, ins->src[0]); in mir_lower_special_reads()
202 mark_node_class(aluw, ins->dest); in mir_lower_special_reads()
203 mark_node_class(ldst, ins->src[0]); in mir_lower_special_reads()
[all …]
Dmidgard_print.c112 mir_print_embedded_constant(midgard_instruction *ins, unsigned src_idx) in mir_print_embedded_constant() argument
116 unsigned base_size = max_bitsize_for_alu(ins); in mir_print_embedded_constant()
117 unsigned sz = nir_alu_type_get_type_size(ins->src_types[src_idx]); in mir_print_embedded_constant()
119 unsigned mod = mir_pack_mod(ins, src_idx, false); in mir_print_embedded_constant()
120 unsigned *swizzle = ins->swizzle[src_idx]; in mir_print_embedded_constant()
121 midgard_reg_mode reg_mode = reg_mode_for_bitsize(max_bitsize_for_alu(ins)); in mir_print_embedded_constant()
122 unsigned comp_mask = effective_writemask(ins->op, ins->mask); in mir_print_embedded_constant()
124 unsigned max_comp = mir_components_for_type(ins->dest_type); in mir_print_embedded_constant()
141 mir_print_constant_component(stdout, &ins->constants, in mir_print_embedded_constant()
143 half, mod, ins->op); in mir_print_embedded_constant()
[all …]
Dmidgard_opt_dce.c34 can_cull_mask(compiler_context *ctx, midgard_instruction *ins) in can_cull_mask() argument
36 if (ins->dest >= ctx->temp_count) in can_cull_mask()
39 if (ins->dest == ctx->blend_src1) in can_cull_mask()
42 if (ins->type == TAG_LOAD_STORE_4) in can_cull_mask()
43 if (load_store_opcode_props[ins->op].props & LDST_SPECIAL_MASK) in can_cull_mask()
50 can_dce(midgard_instruction *ins) in can_dce() argument
52 if (ins->mask) in can_dce()
55 if (ins->compact_branch) in can_dce()
58 if (ins->type == TAG_LOAD_STORE_4) in can_dce()
59 if (load_store_opcode_props[ins->op].props & LDST_SIDE_FX) in can_dce()
[all …]
Dmidgard_compile.c186 midgard_instruction ins = { in v_branch() local
198 return ins; in v_branch()
202 attach_constants(compiler_context *ctx, midgard_instruction *ins, void *constants, int name) in attach_constants() argument
204 ins->has_constants = true; in attach_constants()
205 memcpy(&ins->constants, constants, 16); in attach_constants()
474 midgard_instruction ins = v_mov(SSA_FIXED_REGISTER(REGISTER_CONSTANT), to); in emit_explicit_constant() local
475 attach_constants(ctx, &ins, constant_value, node + 1); in emit_explicit_constant()
476 emit_mir_instruction(ctx, ins); in emit_explicit_constant()
504 midgard_instruction ins = emit_image_op(ctx, instr, true); \
505 emit_atomic(ctx, instr, false, midgard_op_atomic_##op, ins.dest); \
[all …]
Dmir_promote_uniforms.c40 mir_is_ubo(midgard_instruction *ins) in mir_is_ubo() argument
42 return (ins->type == TAG_LOAD_STORE_4) && in mir_is_ubo()
43 (OP_IS_UBO_READ(ins->op)); in mir_is_ubo()
47 mir_is_direct_aligned_ubo(midgard_instruction *ins) in mir_is_direct_aligned_ubo() argument
49 return mir_is_ubo(ins) && in mir_is_direct_aligned_ubo()
50 !(ins->constants.u32[0] & 0xF) && in mir_is_direct_aligned_ubo()
51 (ins->src[1] == ~0) && in mir_is_direct_aligned_ubo()
52 (ins->src[2] == ~0); in mir_is_direct_aligned_ubo()
79 mir_foreach_instr_global(ctx, ins) { in mir_analyze_ranges()
80 if (!mir_is_direct_aligned_ubo(ins)) continue; in mir_analyze_ranges()
[all …]
Dmidgard_helper_invocations.c69 mir_foreach_instr_in_block(block, ins) { in mir_block_uses_helpers()
70 if (ins->type != TAG_TEXTURE_4) continue; in mir_block_uses_helpers()
71 if (mir_op_computes_derivatives(stage, ins->op)) in mir_block_uses_helpers()
152 mir_foreach_instr_in_block_rev(block, ins) { in mir_analyze_helper_terminate()
153 if (ins->type != TAG_TEXTURE_4) continue; in mir_analyze_helper_terminate()
154 if (!mir_op_computes_derivatives(ctx->stage, ins->op)) continue; in mir_analyze_helper_terminate()
156 ins->helper_terminate = true; in mir_analyze_helper_terminate()
168 mir_foreach_instr_in_block_rev(block, ins) { in mir_helper_block_update()
170 if (ins->dest >= temp_count || !BITSET_TEST(deps, ins->dest)) in mir_helper_block_update()
174 mir_foreach_src(ins, s) { in mir_helper_block_update()
[all …]
Dmidgard_opt_perspective.c55 mir_foreach_instr_in_block_safe(block, ins) { in midgard_opt_combine_projection()
57 if (ins->type != TAG_ALU_4) continue; in midgard_opt_combine_projection()
58 if (ins->op != midgard_alu_op_fmul) continue; in midgard_opt_combine_projection()
64 if (!mir_is_simple_swizzle(ins->swizzle[0], ins->mask)) continue; in midgard_opt_combine_projection()
65 if (!is_swizzle_0(ins->swizzle[1])) continue; in midgard_opt_combine_projection()
68 unsigned frcp = ins->src[1]; in midgard_opt_combine_projection()
69 unsigned to = ins->dest; in midgard_opt_combine_projection()
91 if (frcp_from != ins->src[0]) continue; in midgard_opt_combine_projection()
118 .mask = ins->mask, in midgard_opt_combine_projection()
132 mir_insert_instruction_before(ctx, ins, accel); in midgard_opt_combine_projection()
[all …]
Dcompiler.h322 mir_upload_ins(struct compiler_context *ctx, struct midgard_instruction ins) in mir_upload_ins() argument
325 memcpy(heap, &ins, sizeof(ins)); in mir_upload_ins()
330 emit_mir_instruction(struct compiler_context *ctx, struct midgard_instruction ins) in emit_mir_instruction() argument
332 midgard_instruction *u = mir_upload_ins(ctx, ins); in emit_mir_instruction()
340 struct midgard_instruction ins) in mir_insert_instruction_before() argument
342 struct midgard_instruction *u = mir_upload_ins(ctx, ins); in mir_insert_instruction_before()
348 mir_remove_instruction(struct midgard_instruction *ins) in mir_remove_instruction() argument
350 list_del(&ins->link); in mir_remove_instruction()
354 mir_prev_op(struct midgard_instruction *ins) in mir_prev_op() argument
356 return list_last_entry(&(ins->link), midgard_instruction, link); in mir_prev_op()
[all …]
Dmidgard_address.c228 mir_set_offset(compiler_context *ctx, midgard_instruction *ins, nir_src *offset, unsigned seg) in mir_set_offset() argument
231 ins->swizzle[1][i] = 0; in mir_set_offset()
232 ins->swizzle[2][i] = 0; in mir_set_offset()
240 ins->load_store.bitsize_toggle = true; in mir_set_offset()
241 ins->load_store.arg_comp = seg & 0x3; in mir_set_offset()
242 ins->load_store.arg_reg = (seg >> 2) & 0x7; in mir_set_offset()
243 ins->src[2] = nir_src_index(ctx, offset); in mir_set_offset()
244 ins->src_types[2] = nir_type_uint | nir_src_bit_size(*offset); in mir_set_offset()
247 ins->load_store.index_format = midgard_index_address_s32; in mir_set_offset()
249 ins->load_store.index_format = midgard_index_address_u64; in mir_set_offset()
[all …]
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/WebAssembly/
DWebAssemblyInstrConv.td15 defm I32_WRAP_I64 : I<(outs I32:$dst), (ins I64:$src), (outs), (ins),
19 defm I64_EXTEND_S_I32 : I<(outs I64:$dst), (ins I32:$src), (outs), (ins),
23 defm I64_EXTEND_U_I32 : I<(outs I64:$dst), (ins I32:$src), (outs), (ins),
29 defm I32_EXTEND8_S_I32 : I<(outs I32:$dst), (ins I32:$src), (outs), (ins),
33 defm I32_EXTEND16_S_I32 : I<(outs I32:$dst), (ins I32:$src), (outs), (ins),
37 defm I64_EXTEND8_S_I64 : I<(outs I64:$dst), (ins I64:$src), (outs), (ins),
41 defm I64_EXTEND16_S_I64 : I<(outs I64:$dst), (ins I64:$src), (outs), (ins),
45 defm I64_EXTEND32_S_I64 : I<(outs I64:$dst), (ins I64:$src), (outs), (ins),
58 defm I32_TRUNC_S_SAT_F32 : I<(outs I32:$dst), (ins F32:$src), (outs), (ins),
63 defm I32_TRUNC_U_SAT_F32 : I<(outs I32:$dst), (ins F32:$src), (outs), (ins),
[all …]
/third_party/mesa3d/src/panfrost/bifrost/
Dbi_lower_swizzle.c34 bi_lower_swizzle_16(bi_context *ctx, bi_instr *ins, unsigned src) in bi_lower_swizzle_16() argument
37 if (ins->src[src].swizzle == BI_SWIZZLE_H01) in bi_lower_swizzle_16()
41 switch (ins->op) { in bi_lower_swizzle_16()
59 if (src == 0 && ins->src[src].swizzle != BI_SWIZZLE_H10) in bi_lower_swizzle_16()
78 bi_builder b = bi_init_builder(ctx, bi_after_instr(ins)); in bi_lower_swizzle_16()
79 bi_index dest = ins->dest[0]; in bi_lower_swizzle_16()
82 ins->dest[0] = tmp; in bi_lower_swizzle_16()
83 bi_swz_v2i16_to(&b, dest, bi_replace_index(ins->src[0], tmp)); in bi_lower_swizzle_16()
92 if (ins->dest[0].swizzle == BI_SWIZZLE_H00 && in bi_lower_swizzle_16()
93 ins->src[src].swizzle == BI_SWIZZLE_H00) in bi_lower_swizzle_16()
[all …]
Dbi_opt_dce.c46 bi_foreach_instr_in_block_safe_rev(block, ins) { in bi_opt_dead_code_eliminate()
49 bi_foreach_dest(ins, d) { in bi_opt_dead_code_eliminate()
50 unsigned index = bi_get_node(ins->dest[d]); in bi_opt_dead_code_eliminate()
52 if (index < temp_count && !(live[index] & bi_writemask(ins, d))) in bi_opt_dead_code_eliminate()
53 ins->dest[d] = bi_null(); in bi_opt_dead_code_eliminate()
55 all_null &= bi_is_null(ins->dest[d]); in bi_opt_dead_code_eliminate()
58 if (all_null && !bi_side_effects(ins->op)) in bi_opt_dead_code_eliminate()
59 bi_remove_instruction(ins); in bi_opt_dead_code_eliminate()
61 bi_liveness_ins_update(live, ins, temp_count); in bi_opt_dead_code_eliminate()
72 bi_postra_liveness_ins(uint64_t live, bi_instr *ins) in bi_postra_liveness_ins() argument
[all …]
Dbi_opt_copy_prop.c30 bi_is_copy(bi_instr *ins) in bi_is_copy() argument
32 return (ins->op == BI_OPCODE_MOV_I32) && bi_is_ssa(ins->dest[0]) in bi_is_copy()
33 && (bi_is_ssa(ins->src[0]) || ins->src[0].type == BI_INDEX_FAU in bi_is_copy()
34 || ins->src[0].type == BI_INDEX_CONSTANT); in bi_is_copy()
38 bi_reads_fau(bi_instr *ins) in bi_reads_fau() argument
40 bi_foreach_src(ins, s) { in bi_reads_fau()
41 if (ins->src[s].type == BI_INDEX_FAU) in bi_reads_fau()
53 bi_foreach_instr_global_safe(ctx, ins) { in bi_opt_copy_prop()
54 if (bi_is_copy(ins)) { in bi_opt_copy_prop()
55 bi_index replace = ins->src[0]; in bi_opt_copy_prop()
[all …]
Dbi_opt_push_ubo.c33 bi_is_ubo(bi_instr *ins) in bi_is_ubo() argument
35 return (bi_opcode_props[ins->op].message == BIFROST_MESSAGE_LOAD) && in bi_is_ubo()
36 (ins->seg == BI_SEG_UBO); in bi_is_ubo()
40 bi_is_direct_aligned_ubo(bi_instr *ins) in bi_is_direct_aligned_ubo() argument
42 return bi_is_ubo(ins) && in bi_is_direct_aligned_ubo()
43 (ins->src[0].type == BI_INDEX_CONSTANT) && in bi_is_direct_aligned_ubo()
44 (ins->src[1].type == BI_INDEX_CONSTANT) && in bi_is_direct_aligned_ubo()
45 ((ins->src[0].value & 0x3) == 0); in bi_is_direct_aligned_ubo()
72 bi_foreach_instr_global(ctx, ins) { in bi_analyze_ranges()
73 if (!bi_is_direct_aligned_ubo(ins)) continue; in bi_analyze_ranges()
[all …]
Dbir.c30 bi_has_arg(const bi_instr *ins, bi_index arg) in bi_has_arg() argument
32 if (!ins) in bi_has_arg()
35 bi_foreach_src(ins, s) { in bi_has_arg()
36 if (bi_is_equiv(ins->src[s], arg)) in bi_has_arg()
66 bi_count_staging_registers(const bi_instr *ins) in bi_count_staging_registers() argument
68 enum bi_sr_count count = bi_opcode_props[ins->op].sr_count; in bi_count_staging_registers()
69 unsigned vecsize = ins->vecsize + 1; /* XXX: off-by-one */ in bi_count_staging_registers()
75 return bi_is_regfmt_16(ins->register_format) ? in bi_count_staging_registers()
80 return ins->sr_count; in bi_count_staging_registers()
87 bi_count_read_registers(const bi_instr *ins, unsigned s) in bi_count_read_registers() argument
[all …]
Dbifrost_isa.py125 def parse_instruction(ins, include_pseudo): argument
132 'staging': ins.attrib.get('staging', '').split('=')[0],
133 'staging_count': ins.attrib.get('staging', '=0').split('=')[1],
134 'dests': int(ins.attrib.get('dests', '1')),
135 'unused': ins.attrib.get('unused', False),
136 'pseudo': ins.attrib.get('pseudo', False),
137 'message': ins.attrib.get('message', 'none'),
138 'last': ins.attrib.get('last', False),
139 'table': ins.attrib.get('table', False),
142 if 'exact' in ins.attrib:
[all …]
/third_party/mesa3d/src/asahi/compiler/
Dagx_register_allocate.c161 agx_foreach_instr_global_safe(ctx, ins) { in agx_ra()
163 if (ins->op == AGX_OPCODE_P_COMBINE) { in agx_ra()
165 assert(ins->dest[0].type == AGX_INDEX_NORMAL); in agx_ra()
166 enum agx_size common_size = ins->dest[0].size; in agx_ra()
167 unsigned base = ssa_to_reg[ins->dest[0].value]; in agx_ra()
171 agx_builder b = agx_init_builder(ctx, agx_after_instr(ins)); in agx_ra()
175 if (agx_is_null(ins->src[i])) continue; in agx_ra()
176 unsigned base = ins->src[i].value; in agx_ra()
177 if (ins->src[i].type == AGX_INDEX_NORMAL) in agx_ra()
180 assert(ins->src[i].type == AGX_INDEX_REGISTER); in agx_ra()
[all …]
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/MSP430/
DMSP430InstrFormats.td32 class MSP430Inst<dag outs, dag ins, int size, string asmstr> : Instruction {
39 dag InOperandList = ins;
47 dag outs, dag ins, string asmstr, list<dag> pattern>
48 : MSP430Inst<outs, ins, size, asmstr> {
64 dag outs, dag ins, string asmstr, list<dag> pattern>
65 : IForm<opcode, dest, 1, src, size, outs, ins, asmstr, pattern>;
68 dag outs, dag ins, string asmstr, list<dag> pattern>
69 : IForm8<opcode, DstReg, SrcReg, 2, outs, ins, asmstr, pattern> {
74 dag outs, dag ins, string asmstr, list<dag> pattern>
75 : IForm8<opcode, DstReg, SrcImm, 4, outs, ins, asmstr, pattern> {
[all …]
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/PowerPC/
DPPCInstrSPE.td140 def BRINC : EVXForm_1<527, (outs gprc:$RT), (ins gprc:$RA, gprc:$RB),
144 def EFDABS : EFXForm_2<740, (outs sperc:$RT), (ins sperc:$RA),
148 def EFDADD : EFXForm_1<736, (outs sperc:$RT), (ins sperc:$RA, sperc:$RB),
152 def EFDCFS : EFXForm_2a<751, (outs sperc:$RT), (ins spe4rc:$RB),
156 def EFDCFSF : EFXForm_2a<755, (outs sperc:$RT), (ins spe4rc:$RB),
159 def EFDCFSI : EFXForm_2a<753, (outs sperc:$RT), (ins gprc:$RB),
163 def EFDCFSID : EFXForm_2a<739, (outs sperc:$RT), (ins gprc:$RB),
167 def EFDCFUF : EFXForm_2a<754, (outs sperc:$RT), (ins spe4rc:$RB),
170 def EFDCFUI : EFXForm_2a<752, (outs sperc:$RT), (ins gprc:$RB),
174 def EFDCFUID : EFXForm_2a<738, (outs sperc:$RT), (ins gprc:$RB),
[all …]
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/
DX86InstrSystem.td17 def RDTSC : I<0x31, RawFrm, (outs), (ins), "rdtsc", []>, TB;
20 def RDTSCP : I<0x01, MRM_F9, (outs), (ins), "rdtscp", []>, TB;
25 def TRAP : I<0x0B, RawFrm, (outs), (ins), "ud2", [(trap)]>, TB;
26 def UD2B : I<0xB9, RawFrm, (outs), (ins), "ud2b", []>, TB;
29 def HLT : I<0xF4, RawFrm, (outs), (ins), "hlt", []>;
30 def RSM : I<0xAA, RawFrm, (outs), (ins), "rsm", []>, TB;
34 def INTO : I<0xce, RawFrm, (outs), (ins), "into", []>, Requires<[Not64BitMode]>;
36 def INT3 : I<0xcc, RawFrm, (outs), (ins), "int3", [(int_x86_int (i8 3))]>;
45 def INT : Ii8<0xcd, RawFrm, (outs), (ins u8imm:$trap), "int\t$trap",
49 def SYSCALL : I<0x05, RawFrm, (outs), (ins), "syscall", []>, TB;
[all …]
DX86InstrFPStack.td128 def FP32_TO_INT16_IN_MEM : PseudoI<(outs), (ins i16mem:$dst, RFP32:$src),
130 def FP32_TO_INT32_IN_MEM : PseudoI<(outs), (ins i32mem:$dst, RFP32:$src),
132 def FP32_TO_INT64_IN_MEM : PseudoI<(outs), (ins i64mem:$dst, RFP32:$src),
134 def FP64_TO_INT16_IN_MEM : PseudoI<(outs), (ins i16mem:$dst, RFP64:$src),
136 def FP64_TO_INT32_IN_MEM : PseudoI<(outs), (ins i32mem:$dst, RFP64:$src),
138 def FP64_TO_INT64_IN_MEM : PseudoI<(outs), (ins i64mem:$dst, RFP64:$src),
140 def FP80_TO_INT16_IN_MEM : PseudoI<(outs), (ins i16mem:$dst, RFP80:$src),
142 def FP80_TO_INT32_IN_MEM : PseudoI<(outs), (ins i32mem:$dst, RFP80:$src),
144 def FP80_TO_INT64_IN_MEM : PseudoI<(outs), (ins i64mem:$dst, RFP80:$src),
171 class FpIf32<dag outs, dag ins, FPFormat fp, list<dag> pattern> :
[all …]
/third_party/skia/third_party/externals/swiftshader/third_party/llvm-10.0/llvm/lib/Target/XCore/
DXCoreInstrFormats.td12 class InstXCore<int sz, dag outs, dag ins, string asmstr, list<dag> pattern>
18 dag InOperandList = ins;
26 class PseudoInstXCore<dag outs, dag ins, string asmstr, list<dag> pattern>
27 : InstXCore<0, outs, ins, asmstr, pattern> {
35 class _F3R<bits<5> opc, dag outs, dag ins, string asmstr, list<dag> pattern>
36 : InstXCore<2, outs, ins, asmstr, pattern> {
44 class _F3RImm<bits<5> opc, dag outs, dag ins, string asmstr, list<dag> pattern>
45 : _F3R<opc, outs, ins, asmstr, pattern> {
49 class _FL3R<bits<9> opc, dag outs, dag ins, string asmstr, list<dag> pattern>
50 : InstXCore<4, outs, ins, asmstr, pattern> {
[all …]
/third_party/mesa3d/src/compiler/clc/
Dclc_helpers.cpp120 void parseEntryPoint(const spv_parsed_instruction_t *ins) in parseEntryPoint() argument
122 assert(ins->num_operands >= 3); in parseEntryPoint()
124 const spv_parsed_operand_t *op = &ins->operands[1]; in parseEntryPoint()
128 uint32_t funcId = ins->words[op->offset]; in parseEntryPoint()
135 op = &ins->operands[2]; in parseEntryPoint()
137 const char *name = reinterpret_cast<const char *>(ins->words + op->offset); in parseEntryPoint()
142 void parseFunction(const spv_parsed_instruction_t *ins) in parseFunction() argument
144 assert(ins->num_operands == 4); in parseFunction()
146 const spv_parsed_operand_t *op = &ins->operands[1]; in parseFunction()
150 uint32_t funcId = ins->words[op->offset]; in parseFunction()
[all …]

12345678910>>...21