Home
last modified time | relevance | path

Searched refs:pins (Results 1 – 25 of 55) sorted by relevance

123

/device/soc/rockchip/rk3588/kernel/arch/arm64/boot/dts/rockchip/
Drk3588s-pinctrl.dtsi16 auddsm_pins: auddsm-pins {
17 rockchip,pins =
31 bt1120_pins: bt1120-pins {
32 rockchip,pins =
72 can0m0_pins: can0m0-pins {
73 rockchip,pins =
81 can0m1_pins: can0m1-pins {
82 rockchip,pins =
92 can1m0_pins: can1m0-pins {
93 rockchip,pins =
[all …]
Drk3588-vccio3-pinctrl.dtsi17 rockchip,pins =
26 eth0_pins: eth0-pins {
27 rockchip,pins =
36 fspim1_pins: fspim1-pins {
37 rockchip,pins =
54 rockchip,pins =
63 rockchip,pins =
72 rockchip,pins =
79 rockchip,pins =
90 rockchip,pins =
[all …]
D.rk3588-bearkey-bq3588c1-linux.dtb.dts.tmp5487 auddsm_pins: auddsm-pins {
5488 rockchip,pins =
5502 bt1120_pins: bt1120-pins {
5503 rockchip,pins =
5543 can0m0_pins: can0m0-pins {
5544 rockchip,pins =
5552 can0m1_pins: can0m1-pins {
5553 rockchip,pins =
5563 can1m0_pins: can1m0-pins {
5564 rockchip,pins =
[all …]
Drk3588s-rk806-dual.dtsi73 pins = "gpio_pwrctrl2";
78 pins = "gpio_pwrctrl1";
83 pins = "gpio_pwrctrl1";
88 pins = "gpio_pwrctrl1";
93 pins = "gpio_pwrctrl2";
98 pins = "gpio_pwrctrl2";
103 pins = "gpio_pwrctrl2";
108 pins = "gpio_pwrctrl2";
113 pins = "gpio_pwrctrl2";
118 pins = "gpio_pwrctrl2";
[all …]
Drk3588-rk806-single.dtsi72 pins = "gpio_pwrctrl2";
77 pins = "gpio_pwrctrl1";
82 pins = "gpio_pwrctrl1";
87 pins = "gpio_pwrctrl1";
92 pins = "gpio_pwrctrl2";
97 pins = "gpio_pwrctrl2";
102 pins = "gpio_pwrctrl2";
107 pins = "gpio_pwrctrl2";
112 pins = "gpio_pwrctrl2";
117 pins = "gpio_pwrctrl2";
[all …]
Drk3588-bearkey-bq3588c1-linux.dtsi525 rockchip,pins = <2 RK_PB4 RK_FUNC_GPIO &pcfg_pull_none>;
531 rockchip,pins = <4 RK_PA1 RK_FUNC_GPIO &pcfg_pull_none>;
535 rockchip,pins = <4 RK_PB0 RK_FUNC_GPIO &pcfg_pull_none>;
541 rockchip,pins = <0 RK_PD3 RK_FUNC_GPIO &pcfg_pull_up>;
545 rockchip,pins = <4 RK_PA1 RK_FUNC_GPIO &pcfg_pull_none>;
551 rockchip,pins = <0 RK_PB0 RK_FUNC_GPIO &pcfg_pull_up>;
557 rockchip,pins = <3 RK_PC4 RK_FUNC_GPIO &pcfg_pull_up>;
562 rockchip,pins = <3 RK_PB7 RK_FUNC_GPIO &pcfg_pull_up>;
568 rockchip,pins = <4 RK_PC4 RK_FUNC_GPIO &pcfg_pull_none>;
572 rockchip,pins =
[all …]
Drk3588s-tablet.dtsi830 rockchip,pins =
838 rockchip,pins = <0 RK_PD2 RK_FUNC_GPIO &pcfg_pull_up>;
844 rockchip,pins = <1 RK_PD0 RK_FUNC_GPIO &pcfg_pull_none>;
850 rockchip,pins = <0 RK_PC4 RK_FUNC_GPIO &pcfg_pull_up>;
856 rockchip,pins = <3 RK_PB4 RK_FUNC_GPIO &pcfg_pull_none>;
860 rockchip,pins = <1 RK_PA1 RK_FUNC_GPIO &pcfg_pull_up>;
866 rockchip,pins =
874 rockchip,pins = <4 RK_PB0 RK_FUNC_GPIO &pcfg_pull_none>;
880 rockchip,pins = <0 RK_PD3 RK_FUNC_GPIO &pcfg_pull_up>;
886 rockchip,pins = <3 RK_PC2 RK_FUNC_GPIO &pcfg_pull_none>;
[all …]
Drk3588s-tablet-rk806-single.dtsi1346 rockchip,pins = <0 RK_PD5 RK_FUNC_GPIO &pcfg_pull_up>,
1353 rockchip,pins = <0 RK_PB0 RK_FUNC_GPIO &pcfg_pull_up>;
1359 rockchip,pins = <1 RK_PA4 RK_FUNC_GPIO &pcfg_pull_none>;
1365 rockchip,pins =
1373 rockchip,pins = <1 RK_PB1 RK_FUNC_GPIO &pcfg_pull_none>;
1377 rockchip,pins = <1 RK_PA5 RK_FUNC_GPIO &pcfg_pull_none>;
1383 rockchip,pins = <0 RK_PC4 RK_FUNC_GPIO &pcfg_pull_up>;
1388 * rockchip,pins = <1 RK_PA1 RK_FUNC_GPIO &pcfg_pull_none>;
1395 rockchip,pins = <3 RK_PA4 RK_FUNC_GPIO &pcfg_pull_none>;
1399 rockchip,pins = <3 RK_PB7 RK_FUNC_GPIO &pcfg_pull_none>;
[all …]
/device/soc/st/stm32mp1xx/sdk_liteos/hdf_config/spi_i2s/
Dspi_i2s_config.hcs19 pins[port, pin, funcNum, ...]
24 pins = [0, 4, 5, 0, 5, 5, 0, 6, 5, 0, 7, 5];
30 pins = [0, 0, 15, 25, 0, 5, 25, 1, 5, 25, 2, 5];
38 pins = [1, 12, 5, 1, 13, 5, 1, 14, 5, 1, 15, 5];
46 pins = [0, 15, 6, 2, 10, 6, 2, 11, 6, 2, 12, 6];
54 pins = [4, 11, 5, 4, 12, 5, 4, 13, 5, 4, 14, 5];
62 pins = [5, 6, 5, 5, 7, 5, 5, 8, 5, 5, 9, 5];
70 pins = [6, 8, 5, 6, 13, 5, 6, 12, 5, 6, 14, 5];
/device/soc/rockchip/rk3588/kernel/drivers/mfd/
Drk806-core.c394 rk806->pins = devm_kzalloc(dev, in rk806_pinctrl_init()
397 if (!rk806->pins) in rk806_pinctrl_init()
400 rk806->pins->p = devm_pinctrl_get(dev); in rk806_pinctrl_init()
401 if (IS_ERR(rk806->pins->p)) { in rk806_pinctrl_init()
402 rk806->pins->p = NULL; in rk806_pinctrl_init()
407 rk806->pins->default_st = pinctrl_lookup_state(rk806->pins->p, in rk806_pinctrl_init()
410 if (IS_ERR(rk806->pins->default_st)) in rk806_pinctrl_init()
413 rk806->pins->power_off = pinctrl_lookup_state(rk806->pins->p, in rk806_pinctrl_init()
415 if (IS_ERR(rk806->pins->power_off)) { in rk806_pinctrl_init()
416 rk806->pins->power_off = NULL; in rk806_pinctrl_init()
[all …]
/device/soc/rockchip/common/sdk_linux/drivers/mfd/
Drk808.c781 if (rk808->pins && rk808->pins->p && rk808->pins->power_off) { in rk817_shutdown_prepare()
793 ret = pinctrl_select_state(rk808->pins->p, rk808->pins->power_off); in rk817_shutdown_prepare()
973 if (dev->pins && !IS_ERR(dev->pins->p)) { in rk817_pinctrl_init()
978 rk808->pins = devm_kzalloc(dev, sizeof(struct rk808_pin_info), GFP_KERNEL); in rk817_pinctrl_init()
979 if (!rk808->pins) { in rk817_pinctrl_init()
983 rk808->pins->p = devm_pinctrl_get(dev); in rk817_pinctrl_init()
984 if (IS_ERR(rk808->pins->p)) { in rk817_pinctrl_init()
985 rk808->pins->p = NULL; in rk817_pinctrl_init()
989 default_st = pinctrl_lookup_state(rk808->pins->p, PINCTRL_STATE_DEFAULT); in rk817_pinctrl_init()
995 ret = pinctrl_select_state(rk808->pins->p, default_st); in rk817_pinctrl_init()
[all …]
/device/board/isoftstone/zhiyuan/bootloader/configs/zhiyuan/linux-5.10/
Dboard.dts80 allwinner,pins = "PF0", "PF1", "PF2",
89 allwinner,pins = "PC1", "PC5", "PC6",
99 allwinner,pins = "PC0";
107 pins = "PC0", "PC2", "PC4", "PC15", "PC16"; /*CLK MOSI MISO WP HOLD*/
114 pins = "PC3", "PC7"; /*CS0 CS1*/
122 pins = "PC0", "PC2", "PC3", "PC4", "PC7", "PC15", "PC16";
129 pins = "PH6", "PH7", "PH8"; /*CLK MOSI MISO*/
136 pins = "PH5", "PH9"; /*CS0 CS1*/
144 pins = "PH5", "PH6", "PH7", "PH8", "PH9"; /*CS0 CS1*/
151 pins = "PI0", "PI1", "PI2", "PI3",
[all …]
/device/soc/rockchip/common/sdk_linux/drivers/pinctrl/
Dpinctrl-rk805.c41 const unsigned int pins[1]; member
74 const struct pinctrl_pin_desc *pins; member
112 .pins = {RK805_GPIO0},
117 .pins = {RK805_GPIO1},
171 .pins = {RK816_GPIO0},
233 .pins = {RK817_GPIO_SLP},
238 .pins = {RK817_GPIO_TS},
243 .pins = {RK817_GPIO_GT},
392 …_pinctrl_get_group_pins(struct pinctrl_dev *pctldev, unsigned int group, const unsigned int **pins, in rk805_pinctrl_get_group_pins() argument
397 *pins = pci->groups[group].pins; in rk805_pinctrl_get_group_pins()
[all …]
DKconfig51 AS3722 device supports the configuration of GPIO pins for different
53 open drain configuration for the GPIO pins of AS3722 devices. It also
106 (x86 or arm).Most pins are usually muxed to some other
300 ports of 8 GPIO pins each.
309 This PMIC has 8 GPIO pins that work as GPIO as well as special
319 Palmas device supports the configuration of pins for different
436 pin functions, configure GPIO attributes for LGM SoC pins. Pinmux and
/device/board/kaihong/khdvk_3566b/kernel/
Drk3566-rp-kh.dts986 pins = "gpio_slp";
991 pins = "gpio_slp";
997 pins = "gpio_slp";
1003 pins = "gpio_slp";
4022 acodec-pins {
4023 …rockchip,pins = <0x01 0x09 0x05 0x111 0x01 0x01 0x05 0x111 0x01 0x00 0x05 0x111 0x01 0x07 0x05 0x1…
4031 rockchip,pins = <0x04 0x07 0x01 0x111>;
4036 rockchip,pins = <0x04 0x07 0x00 0x111>;
4040 rockchip,pins = <0x00 0x11 0x00 0x111>;
4045 rockchip,pins = <0x04 0x10 0x00 0x112>;
[all …]
/device/soc/rockchip/rk3588/kernel/drivers/pinctrl/
Dpinctrl-rk806.c36 const unsigned int pins[1]; member
70 const struct pinctrl_pin_desc *pins; member
155 .pins = { RK806_GPIO_DVS1 },
160 .pins = { RK806_GPIO_DVS2 },
165 .pins = { RK806_GPIO_DVS3 },
302 const unsigned int **pins, in rk806_pinctrl_get_group_pins() argument
307 *pins = pci->groups[group].pins; in rk806_pinctrl_get_group_pins()
512 pci->pins = rk806_pins_desc; in rk806_pinctrl_probe()
518 pci->pinctrl_desc.pins = rk806_pins_desc; in rk806_pinctrl_probe()
Dcore.h196 int *pins; member
208 const unsigned int **pins,
/device/board/osware/imx8mm/drivers/audio/soc/src/
Dsai_driver.c502 u32 rx = 0, tx = 0, pins = 0; in fsl_sai_read_dlcfg() local
526 ret = of_property_read_u32_index(np, pn, index++, &pins); in fsl_sai_read_dlcfg()
528 pins = 0; in fsl_sai_read_dlcfg()
548 cfg[i].pins = pins; in fsl_sai_read_dlcfg()
723 int32_t SaiSetHwParamsPin(struct fsl_sai *sai, u32 channels, u32 *pins, u32 *slots) in SaiSetHwParamsPin() argument
731 *pins = DIV_ROUND_UP(channels, *slots); in SaiSetHwParamsPin()
802 u32 SaiGetdlMask(struct fsl_sai *sai, bool tx, u32 pins) in SaiGetdlMask() argument
811 if (dl_cfg[i].pins == pins) { in SaiGetdlMask()
879 u32 channels = 0, rate = 0, word_width = 0, pins = 0, bclk = 0; in SaiSetHwParams() local
892 ret = SaiSetHwParamsPin(sai, channels, &pins, &slots); in SaiSetHwParams()
[all …]
/device/soc/st/stm32mp1xx/sdk_liteos/hdf_config/adc/
Dadc_config.hcs21 pins = [254,254 ,254,254 ,5,11 ,0,6
39 pins = [254,254 ,254,254 ,5,13 ,0,6
/device/soc/st/common/platform/spi/
Dstm32mp1_spi.c50 if (stm32mp1->pins[i + PIN_GROUP] == MP1XX_GPIOZ) { in Mp1xxSpiSetPinMux()
52 } else if (stm32mp1->pins[i + PIN_GROUP] < MP1XX_GPIO_GROUP_NUM) { in Mp1xxSpiSetPinMux()
53 tempBase = gpioBase + MP1XX_GPIO_GROUP_STEP * stm32mp1->pins[i + PIN_GROUP]; in Mp1xxSpiSetPinMux()
56 value &= ~(MP1XX_MODER_MASK << (MP1XX_GPIO_MODE_BITS * stm32mp1->pins[i + PIN_NUM])); in Mp1xxSpiSetPinMux()
57 value |= MP1XX_PIN_AF_MODE << (MP1XX_GPIO_MODE_BITS * stm32mp1->pins[i + PIN_NUM]); in Mp1xxSpiSetPinMux()
59 if (stm32mp1->pins[i + PIN_NUM] < MP1XX_PIN_NUM_PER_AF_REG) { in Mp1xxSpiSetPinMux()
62 value &= ~(MP1XX_GPIO_AF_MASK << (MP1XX_GPIO_AF_BITS * stm32mp1->pins[i + PIN_NUM])); in Mp1xxSpiSetPinMux()
63 … value |= stm32mp1->pins[i + PIN_AF] << (MP1XX_GPIO_AF_BITS * stm32mp1->pins[i + PIN_NUM]); in Mp1xxSpiSetPinMux()
68 (MP1XX_GPIO_AF_BITS * stm32mp1->pins[i + PIN_NUM - MP1XX_PIN_NUM_PER_AF_REG])); in Mp1xxSpiSetPinMux()
69 value |= stm32mp1->pins[i + PIN_AF] << in Mp1xxSpiSetPinMux()
[all …]
/device/board/isoftstone/zhiyuan/kernel/driver/drivers/pinctrl/
Dpinctrl-sunxi.c105 const struct sunxi_desc_pin *pin = pctl->desc->pins + i; in sunxi_pinctrl_desc_find_function_by_name()
132 const struct sunxi_desc_pin *pin = pctl->desc->pins + i; in sunxi_pinctrl_desc_find_function_by_pin()
166 const unsigned **pins, in sunxi_pctrl_get_group_pins() argument
171 *pins = (unsigned *)&pctl->groups[group].pin; in sunxi_pctrl_get_group_pins()
1412 const struct sunxi_desc_pin *pin = pctl->desc->pins + i; in sunxi_pinctrl_build_state()
1438 const struct sunxi_desc_pin *pin = pctl->desc->pins + i; in sunxi_pinctrl_build_state()
1470 const struct sunxi_desc_pin *pin = pctl->desc->pins + i; in sunxi_pinctrl_build_state()
1603 struct pinctrl_pin_desc *pins; in sunxi_bsp_pinctrl_init_with_variant() local
1637 pins = devm_kcalloc(&pdev->dev, in sunxi_bsp_pinctrl_init_with_variant()
1638 pctl->desc->npins, sizeof(*pins), in sunxi_bsp_pinctrl_init_with_variant()
[all …]
/device/board/isoftstone/zhiyuan/bootloader/configs/default/linux-5.10/
Dsun50iw9.dtsi1137 uart0_ph_pins: uart0-ph-pins {
1138 pins = "PH0", "PH1";
1143 pins = "PH0", "PH1";
1148 pins = "PF0", "PF1", "PF2",
1157 pins = "PF0", "PF1", "PF2",
1166 pins = "PF0", "PF1", "PF2",
1173 pins = "PF2", "PF4";
1180 pins = "PF0", "PF1", "PF3",
1188 pins = "PG0", "PG1", "PG2",
1196 pins = "PG0", "PG1", "PG2",
[all …]
/device/soc/rockchip/common/sdk_linux/drivers/gpio/
DKconfig256 tristate "Support for GPIO pins on XR17V352/354/358"
259 Selecting this option will enable handling of GPIO pins present
512 Say yes here to use the PIOBU pins as GPIOs.
514 PIOBU pins on the SAMA5D2 can be used as GPIOs.
567 The GPIO module has 128 GPIO pins with alternate functions.
598 Say yes here to support GPIO pins on NVIDIA Tegra SoCs.
608 Say yes here to support GPIO pins on NVIDIA Tegra186 SoCs.
674 platform's generic flash controller. The GPIO pins are muxed with
675 the generic flash controller's address and data pins. Say yes
835 The Intel SCH contains a total of 14 GPIO pins. Ten GPIOs are
[all …]
/device/board/isoftstone/yangfan/kernel/hdf/drivers/audio/dai/src/
Drk3399_dai_ops.c275 const struct rk_i2s_pins *pins; member
720 if (!IS_ERR(g_rkI2SDev->grf) && g_rkI2SDev->pins) { in DaiHwParams()
739 val <<= g_rkI2SDev->pins->shift; in DaiHwParams()
740 val |= (I2S_IO_DIRECTION_MASK << g_rkI2SDev->pins->shift) << NUM_SIXTEEN; in DaiHwParams()
741 regmap_write(g_rkI2SDev->grf, g_rkI2SDev->pins->reg_offset, val); in DaiHwParams()
/device/soc/hisilicon/common/platform/pin/
Dpin_hi35xx.c279 hi35xx->cntlr.pins[index].pinName = hi35xx->desc[index].pinName; in Hi35xxPinParsePinNode()
280 hi35xx->cntlr.pins[index].priv = (void *)node; in Hi35xxPinParsePinNode()
327 hi35xx->cntlr.pins = (struct PinDesc *)OsalMemCalloc(sizeof(struct PinDesc) * hi35xx->pinCount); in Hi35xxPinCntlrInit()
328 if (hi35xx->cntlr.pins == NULL) { in Hi35xxPinCntlrInit()

123