Home
last modified time | relevance | path

Searched +full:0 +full:xd00000 (Results 1 – 13 of 13) sorted by relevance

/kernel/linux/linux-5.10/arch/arm/boot/dts/
Dimx28-apf28.dts15 reg = <0x40000000 0x08000000>;
22 pinctrl-0 = <&gpmi_pins_a &gpmi_status_cfg>;
25 partition@0 {
27 reg = <0x0 0x300000>;
32 reg = <0x300000 0x80000>;
37 reg = <0x380000 0x80000>;
42 reg = <0x400000 0x80000>;
47 reg = <0x480000 0x80000>;
52 reg = <0x500000 0x800000>;
57 reg = <0xd00000 0xf300000>;
[all …]
Darmada-xp-linksys-mamba.dts6 * remaps internal registers at 0xf1000000. Therefore, if earlyprintk
34 memory@0 {
36 reg = <0x00000000 0x00000000 0x00000000 0x10000000>; /* 256MB */
40 ranges = <MBUS_ID(0xf0, 0x01) 0 0 0xf1000000 0x100000
41 MBUS_ID(0x01, 0x1d) 0 0 0xfff00000 0x100000
42 MBUS_ID(0x09, 0x09) 0 0 0xf1100000 0x10000
43 MBUS_ID(0x09, 0x05) 0 0 0xf1110000 0x10000
44 MBUS_ID(0x0c, 0x04) 0 0 0xf1200000 0x100000>;
64 pinctrl-0 = <&ge0_rgmii_pins>;
69 bm,pool-long = <0>;
[all …]
/kernel/liteos_a/fs/patchfs/
Dlos_patchfs.h42 #define PATCHFS_FLASH_ADDR 0xC00000
43 #define PATCHFS_FLASH_SIZE 0x200000
45 #define PATCHFS_FLASH_ADDR 0xD00000
46 #define PATCHFS_FLASH_SIZE 0x300000
/kernel/linux/linux-5.10/drivers/clk/imx/
Dclk-imx8qxp-lpcg.h11 #define LSIO_PWM_0_LPCG 0x00000
12 #define LSIO_PWM_1_LPCG 0x10000
13 #define LSIO_PWM_2_LPCG 0x20000
14 #define LSIO_PWM_3_LPCG 0x30000
15 #define LSIO_PWM_4_LPCG 0x40000
16 #define LSIO_PWM_5_LPCG 0x50000
17 #define LSIO_PWM_6_LPCG 0x60000
18 #define LSIO_PWM_7_LPCG 0x70000
19 #define LSIO_GPIO_0_LPCG 0x80000
20 #define LSIO_GPIO_1_LPCG 0x90000
[all …]
/kernel/linux/linux-5.10/drivers/net/wireless/intel/iwlwifi/
Diwl-io.h76 iwl_trans_set_bits_mask(trans, reg, mask, 0); in iwl_clear_bit()
109 * UMAC periphery address space changed from 0xA00000 to 0xD00000 starting from
/kernel/linux/linux-5.10/Documentation/devicetree/bindings/iommu/
Darm,smmu.yaml23 pattern: "^iommu@[0-9a-f]*"
75 minimum: 0
175 reg = <0xba5e0000 0x10000>;
177 interrupts = <0 32 4>,
178 <0 33 4>,
179 <0 34 4>, /* This is the first context interrupt */
180 <0 35 4>,
181 <0 36 4>,
182 <0 37 4>;
186 /* device with two stream IDs, 0 and 7 */
[all …]
/kernel/linux/linux-5.10/arch/arm64/boot/dts/qcom/
Dipq8074.dtsi17 #clock-cells = <0>;
23 #clock-cells = <0>;
28 #address-cells = <0x1>;
29 #size-cells = <0x0>;
31 CPU0: cpu@0 {
34 reg = <0x0>;
43 reg = <0x1>;
51 reg = <0x2>;
59 reg = <0x3>;
65 cache-level = <0x2>;
[all …]
Dmsm8996.dtsi22 #clock-cells = <0>;
29 #clock-cells = <0>;
37 #size-cells = <0>;
39 CPU0: cpu@0 {
42 reg = <0x0 0x0>;
56 reg = <0x0 0x1>;
66 reg = <0x0 0x100>;
80 reg = <0x0 0x101>;
112 CPU_SLEEP_0: cpu-sleep-0 {
115 arm,psci-suspend-param = <0x00000004>;
[all …]
Dmsm8998.dtsi14 qcom,msm-id = <292 0x0>;
24 reg = <0 0 0 0>;
33 reg = <0x0 0x85800000 0x0 0x600000>;
38 reg = <0x0 0x85e00000 0x0 0x100000>;
43 reg = <0x0 0x86000000 0x0 0x200000>;
48 reg = <0x0 0x86200000 0x0 0x2d00000>;
54 reg = <0x0 0x88f00000 0x0 0x200000>;
62 reg = <0x0 0x8ab00000 0x0 0x700000>;
67 reg = <0x0 0x8b200000 0x0 0x1a00000>;
72 reg = <0x0 0x8cc00000 0x0 0x7000000>;
[all …]
Dsdm845.dtsi73 reg = <0 0x80000000 0 0>;
82 reg = <0 0x85700000 0 0x600000>;
87 reg = <0 0x85e00000 0 0x100000>;
92 reg = <0 0x85fc0000 0 0x20000>;
98 reg = <0x0 0x85fe0000 0 0x20000>;
103 reg = <0x0 0x86000000 0 0x200000>;
108 reg = <0 0x86200000 0 0x2d00000>;
114 reg = <0 0x88f00000 0 0x200000>;
122 reg = <0 0x8ab00000 0 0x1400000>;
127 reg = <0 0x8bf00000 0 0x500000>;
[all …]
/kernel/linux/linux-5.10/arch/arm64/boot/dts/marvell/
Darmada-8040-db.dts20 memory@0 {
22 reg = <0x0 0x0 0x0 0x80000000>;
34 cp0_reg_usb3_0_vbus: cp0-usb3-0-vbus {
40 gpio = <&expander0 0 GPIO_ACTIVE_HIGH>;
52 cp0_usb3_0_phy: cp0-usb3-0-phy {
57 cp1_reg_usb3_0_vbus: cp1-usb3-0-vbus {
63 gpio = <&expander1 0 GPIO_ACTIVE_HIGH>;
66 cp1_usb3_0_phy: cp1-usb3-0-phy {
75 spi-flash@0 {
77 reg = <0>;
[all …]
/kernel/linux/linux-5.10/arch/mips/include/asm/
Dcpu.h16 register 15, select 0) is defined in this (backwards compatible) way:
24 that bits 16-23 have been 0 for all MIPS processors before the MIPS32/64
28 #define PRID_OPT_MASK 0xff000000
34 #define PRID_COMP_MASK 0xff0000
36 #define PRID_COMP_LEGACY 0x000000
37 #define PRID_COMP_MIPS 0x010000
38 #define PRID_COMP_BROADCOM 0x020000
39 #define PRID_COMP_ALCHEMY 0x030000
40 #define PRID_COMP_SIBYTE 0x040000
41 #define PRID_COMP_SANDCRAFT 0x050000
[all …]
/kernel/linux/linux-5.10/drivers/net/ethernet/emulex/benet/
Dbe_cmds.h28 #define MCC_WRB_EMBEDDED_MASK 1 /* bit 0 of dword 0*/
29 #define MCC_WRB_SGE_CNT_SHIFT 3 /* bits 3 - 7 of dword 0 */
30 #define MCC_WRB_SGE_CNT_MASK 0x1F /* bits 3 - 7 of dword 0 */
32 u32 embedded; /* dword 0 */
50 MCC_STATUS_SUCCESS = 0,
63 MCC_ADDL_STATUS_INSUFFICIENT_RESOURCES = 0x16,
64 MCC_ADDL_STATUS_FLASH_IMAGE_CRC_MISMATCH = 0x4d,
65 MCC_ADDL_STATUS_TOO_MANY_INTERFACES = 0x4a,
66 MCC_ADDL_STATUS_INSUFFICIENT_VLANS = 0xab,
67 MCC_ADDL_STATUS_INVALID_SIGNATURE = 0x56,
[all …]