| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/X86/ |
| D | X86SchedSkylakeClient.td | 90 let ResourceCycles = Res;
98 let ResourceCycles = !listconcat([1], Res);
371 let ResourceCycles = [2];
436 let ResourceCycles = [3];
441 let ResourceCycles = [3,1];
448 let ResourceCycles = [4,3,1,1];
453 let ResourceCycles = [4,3,1,1,1];
460 let ResourceCycles = [3];
465 let ResourceCycles = [3,1];
472 let ResourceCycles = [4,3,1];
[all …]
|
| D | X86SchedHaswell.td | 96 let ResourceCycles = Res;
104 let ResourceCycles = !listconcat([1], Res);
422 let ResourceCycles = [2];
445 let ResourceCycles = [3];
450 let ResourceCycles = [3,1];
457 let ResourceCycles = [4,3,1,1];
462 let ResourceCycles = [4,3,1,1,1];
469 let ResourceCycles = [3];
474 let ResourceCycles = [3,1];
481 let ResourceCycles = [4,3,1];
[all …]
|
| D | X86SchedBroadwell.td | 91 let ResourceCycles = Res;
99 let ResourceCycles = !listconcat([1], Res);
379 let ResourceCycles = [2];
443 let ResourceCycles = [3];
448 let ResourceCycles = [3,1];
455 let ResourceCycles = [4,3,1,1];
460 let ResourceCycles = [4,3,1,1,1];
467 let ResourceCycles = [3];
472 let ResourceCycles = [3,1];
479 let ResourceCycles = [4,3,1];
[all …]
|
| D | X86SchedSkylakeServer.td | 90 let ResourceCycles = Res;
98 let ResourceCycles = !listconcat([1], Res);
372 let ResourceCycles = [2];
437 let ResourceCycles = [3];
442 let ResourceCycles = [3,1];
449 let ResourceCycles = [4,3,1,1];
454 let ResourceCycles = [4,3,1,1,1];
461 let ResourceCycles = [3];
466 let ResourceCycles = [3,1];
473 let ResourceCycles = [4,3,1];
[all …]
|
| D | X86SchedSandyBridge.td | 86 let ResourceCycles = Res;
94 let ResourceCycles = !listconcat([1], Res);
437 let ResourceCycles = [3];
442 let ResourceCycles = [3,1];
448 let ResourceCycles = [8];
452 let ResourceCycles = [7, 1];
459 let ResourceCycles = [3];
464 let ResourceCycles = [3,1];
470 let ResourceCycles = [8];
474 let ResourceCycles = [7, 1];
[all …]
|
| D | X86ScheduleAtom.td | 61 let ResourceCycles = RRRes;
68 let ResourceCycles = RMRes;
105 let ResourceCycles = [2];
109 let ResourceCycles = [2];
120 let ResourceCycles = [8];
126 let ResourceCycles = [6];
132 let ResourceCycles = [14];
449 def : WriteRes<WriteFMOVMSK, [AtomPort0]> { let Latency = 3; let ResourceCycles = [3]; }
450 def : WriteRes<WriteVecMOVMSK, [AtomPort0]> { let Latency = 3; let ResourceCycles = [3]; }
452 def : WriteRes<WriteMMXMOVMSK, [AtomPort0]> { let Latency = 3; let ResourceCycles = [3]; }
[all …]
|
| D | X86ScheduleSLM.td | 65 let ResourceCycles = Res;
73 let ResourceCycles = !listconcat([1], Res);
120 let ResourceCycles = [2,1];
348 let ResourceCycles = [1, 2];
367 let ResourceCycles = [13];
371 let ResourceCycles = [13, 1];
377 let ResourceCycles = [17];
381 let ResourceCycles = [17, 1];
387 let ResourceCycles = [17];
391 let ResourceCycles = [17, 1];
[all …]
|
| D | X86ScheduleZnver1.td | 133 let ResourceCycles = Res;
141 let ResourceCycles = !if(!empty(Res), [], !listconcat([1], Res));
154 let ResourceCycles = Res;
162 let ResourceCycles = !if(!empty(Res), [], !listconcat([1], Res));
423 let ResourceCycles = [1, 2];
428 let ResourceCycles = [1, 2, 3];
439 let ResourceCycles = [2];
505 let ResourceCycles = [2];
629 let ResourceCycles = [1, 2];
636 let ResourceCycles = [1, 2, 2];
[all …]
|
| /external/llvm/lib/Target/X86/ |
| D | X86ScheduleBtVer2.td | 115 let ResourceCycles = [4];
121 let ResourceCycles = [1, 25];
125 let ResourceCycles = [1, 1, 25];
179 let ResourceCycles = [1, 1, 21];
183 let ResourceCycles = [1, 1, 21];
188 let ResourceCycles = [1, 1, 19];
192 let ResourceCycles = [1, 1, 19];
202 let ResourceCycles = [2];
206 let ResourceCycles = [1, 2];
220 let ResourceCycles = [2];
[all …]
|
| D | X86ScheduleSLM.td | 94 let ResourceCycles = [1, 25];
98 let ResourceCycles = [1, 1, 25];
115 let ResourceCycles = [1, 2];
119 let ResourceCycles = [1, 1, 2];
124 let ResourceCycles = [1, 34];
128 let ResourceCycles = [1, 1, 34];
144 let ResourceCycles = [13];
148 let ResourceCycles = [13, 1];
154 let ResourceCycles = [17];
158 let ResourceCycles = [17, 1];
[all …]
|
| D | X86SchedSandyBridge.td | 108 let ResourceCycles = [1, 10];
112 let ResourceCycles = [1, 1, 10];
129 let ResourceCycles = [1, 1];
133 let ResourceCycles = [1, 1, 1];
145 let ResourceCycles = [1, 1];
149 let ResourceCycles = [1, 1, 1];
153 let ResourceCycles = [1, 1, 1];
157 let ResourceCycles = [1, 1, 1, 1];
164 let ResourceCycles = [3];
168 let ResourceCycles = [3, 1];
[all …]
|
| D | X86SchedHaswell.td | 120 let ResourceCycles = [1, 10];
124 let ResourceCycles = [1, 1, 10];
143 let ResourceCycles = [2];
147 let ResourceCycles = [2, 1];
161 let ResourceCycles = [2];
165 let ResourceCycles = [2, 1];
170 let ResourceCycles = [2, 1];
174 let ResourceCycles = [2, 1, 1];
179 let ResourceCycles = [1, 2];
183 let ResourceCycles = [1, 1, 2];
[all …]
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/PowerPC/ |
| D | PPCScheduleP9.td | 183 let ResourceCycles = [8];
188 let ResourceCycles = [8];
193 let ResourceCycles = [8];
221 let ResourceCycles = [5];
226 let ResourceCycles = [8];
231 let ResourceCycles = [8];
236 let ResourceCycles = [8];
241 let ResourceCycles = [5];
246 let ResourceCycles = [7];
251 let ResourceCycles = [10];
[all …]
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AArch64/ |
| D | AArch64SchedThunderX.td | 61 let ResourceCycles = [1];
66 let ResourceCycles = [1];
72 let ResourceCycles = [6];
77 let ResourceCycles = [8];
88 let ResourceCycles = [3];
93 let ResourceCycles = [1];
98 let ResourceCycles = [7];
103 let ResourceCycles = [8];
108 let ResourceCycles = [9];
113 let ResourceCycles = [9];
[all …]
|
| D | AArch64SchedExynosM3.td | 130 let ResourceCycles = [2]; }
210 let ResourceCycles = [1, 12]; }
213 let ResourceCycles = [1, 21]; }
216 let ResourceCycles = [2]; }
244 let ResourceCycles = [12]; }
307 let ResourceCycles = [8, 8]; }
311 let ResourceCycles = [13, 13]; }
315 let ResourceCycles = [19, 19]; }
319 let ResourceCycles = [26, 26]; }
330 let ResourceCycles = [8]; }
[all …]
|
| D | AArch64SchedA53.td | 84 let ResourceCycles = [3]; }
87 let ResourceCycles = [2]; }
89 let ResourceCycles = [3]; }
91 let ResourceCycles = [4]; }
93 let ResourceCycles = [5]; }
107 let ResourceCycles = [2];}
110 let ResourceCycles = [2]; }
112 let ResourceCycles = [3]; }
134 let ResourceCycles = [29]; }
137 let ResourceCycles = [14]; }
[all …]
|
| D | AArch64SchedExynosM1.td | 77 let ResourceCycles = [2]; }
100 let ResourceCycles = [2]; }
110 let ResourceCycles = [2, 1]; }
167 let ResourceCycles = [1, 13]; }
170 let ResourceCycles = [1, 21]; }
174 let ResourceCycles = [2]; }
202 let ResourceCycles = [15]; }
282 let ResourceCycles = [2]; }
290 let ResourceCycles = [15]; }
292 let ResourceCycles = [23]; }
[all …]
|
| D | AArch64SchedA57WriteRes.td | 32 let ResourceCycles = [17]; }
34 let ResourceCycles = [19]; }
40 let ResourceCycles = [32]; }
42 let ResourceCycles = [35]; }
60 let ResourceCycles = [32, 32];
145 let ResourceCycles = [17, 17];
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/ARM/ |
| D | ARMScheduleA57WriteRes.td | 32 let ResourceCycles = [17]; }
34 let ResourceCycles = [18]; }
36 let ResourceCycles = [19]; }
38 let ResourceCycles = [20]; }
48 let ResourceCycles = [32]; }
50 let ResourceCycles = [32]; }
52 let ResourceCycles = [35]; }
90 let ResourceCycles = [32, 32];
225 let ResourceCycles = [18, 18];
|
| D | ARMScheduleR52.td | 76 let Latency = 8; let ResourceCycles = [8]; // non-pipelined
111 let ResourceCycles = [7]; // is not pipelined
116 let ResourceCycles = [17];
149 let Latency = 8; let ResourceCycles = [8]; // not pipelined
556 let ResourceCycles = [Num];
643 let ResourceCycles = [1];
648 let ResourceCycles = [2];
653 let ResourceCycles = [3];
658 let ResourceCycles = [4];
663 let ResourceCycles = [5];
[all …]
|
| /external/swiftshader/third_party/llvm-7.0/llvm/tools/llvm-mca/ |
| D | Support.cpp | 64 unsigned ResourceCycles = ProcResourceUsage[I]; in computeBlockRThroughput() local
65 if (!ResourceCycles) in computeBlockRThroughput()
69 double Throughput = static_cast<double>(ResourceCycles) / MCDesc.NumUnits; in computeBlockRThroughput()
|
| /external/llvm/lib/Target/AArch64/ |
| D | AArch64SchedA53.td | 82 let ResourceCycles = [3]; }
85 let ResourceCycles = [2]; }
87 let ResourceCycles = [3]; }
89 let ResourceCycles = [4]; }
91 let ResourceCycles = [5]; }
105 let ResourceCycles = [2];}
108 let ResourceCycles = [2]; }
110 let ResourceCycles = [3]; }
132 let ResourceCycles = [29]; }
135 let ResourceCycles = [14]; }
[all …]
|
| D | AArch64SchedA57WriteRes.td | 32 let ResourceCycles = [18]; }
34 let ResourceCycles = [19]; }
40 let ResourceCycles = [32]; }
42 let ResourceCycles = [35]; }
60 let ResourceCycles = [32, 32];
145 let ResourceCycles = [18, 18];
|
| /external/llvm/lib/Target/Mips/ |
| D | MipsScheduleP5600.td | 77 let ResourceCycles = [ 1, 3 ];
124 let ResourceCycles = [1, 34];
129 let ResourceCycles = [1, 34];
199 let ResourceCycles = [ 1, 23 ];
204 let ResourceCycles = [ 1, 31 ];
209 let ResourceCycles = [ 1, 19 ];
214 let ResourceCycles = [ 1, 27 ];
219 let ResourceCycles = [ 1, 27 ];
224 let ResourceCycles = [ 1, 27 ];
229 let ResourceCycles = [ 1, 27 ];
[all …]
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Mips/ |
| D | MipsScheduleP5600.td | 109 let ResourceCycles = [ 1, 3 ];
155 let ResourceCycles = [1, 34];
160 let ResourceCycles = [1, 34];
231 let ResourceCycles = [ 1, 23 ];
236 let ResourceCycles = [ 1, 23 ];
241 let ResourceCycles = [ 1, 31 ];
246 let ResourceCycles = [ 1, 19 ];
251 let ResourceCycles = [ 1, 27 ];
256 let ResourceCycles = [ 1, 27 ];
261 let ResourceCycles = [ 1, 27 ];
[all …]
|