Home
last modified time | relevance | path

Searched refs:hasSSE1 (Results 1 – 25 of 25) sorted by relevance

/external/swiftshader/third_party/LLVM/lib/Target/X86/
DX86Subtarget.h173 bool hasSSE1() const { return X86SSELevel >= SSE1; } in hasSSE1() function
184 bool hasXMM() const { return hasSSE1() || hasAVX(); } in hasXMM()
DX86GenFastISel.inc478 if ((Subtarget->hasSSE1())) {
488 if ((Subtarget->hasSSE1())) {
611 if ((Subtarget->hasSSE1())) {
641 if ((Subtarget->hasSSE1())) {
789 if ((Subtarget->hasSSE1())) {
811 if ((Subtarget->hasSSE1())) {
1040 if ((Subtarget->hasSSE1())) {
1052 if ((Subtarget->hasSSE1())) {
1081 if ((Subtarget->hasSSE1())) {
1093 if ((Subtarget->hasSSE1())) {
[all …]
DX86JITInfo.cpp424 if (Subtarget->hasSSE1()) in getLazyResolverFunction()
DX86GenDAGISel.inc43 /*55*/ OPC_CheckPatternPredicate, 1, // (Subtarget->hasSSE1())
3787 /*8391*/ OPC_CheckPatternPredicate, 1, // (Subtarget->hasSSE1())
3821 /*8466*/ OPC_CheckPatternPredicate, 1, // (Subtarget->hasSSE1())
4186 /*9256*/ OPC_CheckPatternPredicate, 1, // (Subtarget->hasSSE1())
4219 /*9327*/ OPC_CheckPatternPredicate, 1, // (Subtarget->hasSSE1())
4321 /*9557*/ OPC_CheckPatternPredicate, 1, // (Subtarget->hasSSE1())
4387 /*9690*/ OPC_CheckPatternPredicate, 1, // (Subtarget->hasSSE1())
4449 /*9819*/ OPC_CheckPatternPredicate, 1, // (Subtarget->hasSSE1())
4666 /*10283*/ OPC_CheckPatternPredicate, 1, // (Subtarget->hasSSE1())
5324 /*11687*/ OPC_CheckPatternPredicate, 1, // (Subtarget->hasSSE1())
[all …]
DX86FastISel.cpp64 X86ScalarSSEf32 = Subtarget->hasSSE1() || Subtarget->hasAVX(); in X86FastISel()
821 bool X86ScalarSSEf32 = HasAVX || Subtarget->hasSSE1(); in X86ChooseCmpOpcode()
DX86InstrInfo.td462 def HasSSE1 : Predicate<"Subtarget->hasSSE1()">;
DX86ISelLowering.cpp319 if (Subtarget->hasSSE1() && !Subtarget->hasSSE3()) in X86TargetLowering()
12649 (Subtarget->hasSSE1() && VT.getScalarType() == MVT::f32))) { in PerformSELECTCombine()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/X86/
DX86Subtarget.h538 bool hasSSE1() const { return X86SSELevel >= SSE1; } in hasSSE1() function
590 return hasSSE1() || (hasPRFCHW() && !has3DNow()) || hasPREFETCHWT1(); in hasSSEPrefetch()
DX86RegisterInfo.cpp270 bool HasSSE = Subtarget.hasSSE1(); in getCalleeSavedRegs()
393 bool HasSSE = Subtarget.hasSSE1(); in getCallPreservedMask()
DX86CallingConv.td104 CCIfSubtarget<"hasSSE1()", CCAssignToReg<RC.XMM>>>,
112 CCIfSubtarget<"hasSSE1()", CCAssignToReg<RC.XMM>>>,
184 CCIfSubtarget<"hasSSE1()", CCAssignToReg<RC.XMM>>>,
188 CCIfSubtarget<"hasSSE1()", CCAssignToReg<RC.XMM>>>,
536 CCIfSubtarget<"hasSSE1()",
666 CCIfSubtarget<"hasSSE1()",
DX86FastISel.cpp66 X86ScalarSSEf32 = Subtarget->hasSSE1(); in X86FastISel()
499 bool HasSSE1 = Subtarget->hasSSE1(); in X86FastEmitStore()
1353 bool X86ScalarSSEf32 = Subtarget->hasSSE1(); in X86ChooseCmpOpcode()
2171 !((Subtarget->hasSSE1() && RetVT == MVT::f32) || in X86FastEmitSSESelect()
2819 if (!Subtarget->hasSSE1()) in fastLowerIntrinsicCall()
3014 if (!Subtarget->hasSSE1()) in fastLowerIntrinsicCall()
3125 if (!Subtarget->hasSSE1()) in fastLowerArguments()
3482 assert((Subtarget->hasSSE1() || !NumXMMRegs) in fastLowerCall()
3576 ((Is64Bit || Ins[i].Flags.isInReg()) && !Subtarget->hasSSE1())) { in fastLowerCall()
DX86LegalizerInfo.cpp238 if (!Subtarget.hasSSE1()) in setLegalizerInfoSSE1()
DX86TargetTransformInfo.cpp121 if (Vector && !ST->hasSSE1()) in getNumberOfRegisters()
139 if (ST->hasSSE1() && PreferVectorWidth >= 128) in getRegisterBitWidth()
785 if (ST->hasSSE1()) in getArithmeticInstrCost()
1133 if (ST->hasSSE1()) in getShuffleCost()
1857 if (ST->hasSSE1()) in getIntrinsicInstrCost()
DX86ISelLowering.cpp105 X86ScalarSSEf32 = Subtarget.hasSSE1(); in X86TargetLowering()
285 if (Subtarget.hasSSE1() && !Subtarget.hasSSE3()) in X86TargetLowering()
751 if (!Subtarget.useSoftFloat() && Subtarget.hasSSE1()) { in X86TargetLowering()
1889 if (Subtarget.hasSSE1()) in getByValTypeAlignment()
1929 if (Subtarget.hasSSE1()) in getOptimalMemOpType()
2337 (Subtarget.is64Bit() && !Subtarget.hasSSE1())) { in LowerReturn()
2661 ((Is64Bit || Ins[InsIndex].Flags.isInReg()) && !Subtarget.hasSSE1())) { in LowerCallResult()
2978 if (isSoftFloat || NoImplicitFloatOps || !Subtarget.hasSSE1()) in get64BitArgumentXMMs()
3199 assert(!(NumXMMRegs && !Subtarget.hasSSE1()) && in LowerFormalArguments()
3710 assert((Subtarget.hasSSE1() || !NumXMMRegs) in LowerCall()
[all …]
DX86InstrInfo.td811 def HasSSE1 : Predicate<"Subtarget->hasSSE1()">;
812 def UseSSE1 : Predicate<"Subtarget->hasSSE1() && !Subtarget->hasAVX()">;
898 def FPStackf32 : Predicate<"!Subtarget->hasSSE1()">;
/external/llvm/lib/Target/X86/
DX86RegisterInfo.cpp245 bool HasSSE = Subtarget.hasSSE1(); in getCalleeSavedRegs()
344 bool HasSSE = Subtarget.hasSSE1(); in getCallPreservedMask()
DX86Subtarget.h382 bool hasSSE1() const { return X86SSELevel >= SSE1; } in hasSSE1() function
DX86FastISel.cpp66 X86ScalarSSEf32 = Subtarget->hasSSE1(); in X86FastISel()
1330 bool X86ScalarSSEf32 = Subtarget->hasSSE1(); in X86ChooseCmpOpcode()
2065 !((Subtarget->hasSSE1() && RetVT == MVT::f32) || in X86FastEmitSSESelect()
2641 if (!Subtarget->hasSSE1()) in fastLowerIntrinsicCall()
2830 if (!Subtarget->hasSSE1()) in fastLowerIntrinsicCall()
2937 if (!Subtarget->hasSSE1()) in fastLowerArguments()
3274 assert((Subtarget->hasSSE1() || !NumXMMRegs) in fastLowerCall()
3360 ((Is64Bit || Ins[i].Flags.isInReg()) && !Subtarget->hasSSE1())) { in fastLowerCall()
DX86CallingConv.td332 CCIfSubtarget<"hasSSE1()",
467 CCIfSubtarget<"hasSSE1()",
DX86TargetTransformInfo.cpp45 if (Vector && !ST->hasSSE1()) in getNumberOfRegisters()
60 if (ST->hasSSE1()) return 128; in getRegisterBitWidth()
DX86ISelLowering.cpp77 X86ScalarSSEf32 = Subtarget.hasSSE1(); in X86TargetLowering()
246 if (Subtarget.hasSSE1() && !Subtarget.hasSSE3()) in X86TargetLowering()
432 if (Subtarget.hasSSE1()) in X86TargetLowering()
719 if (!Subtarget.useSoftFloat() && Subtarget.hasSSE1()) { in X86TargetLowering()
1786 if (Subtarget.hasSSE1()) in getByValTypeAlignment()
1826 if (Subtarget.hasSSE1()) in getOptimalMemOpType()
2108 (Subtarget.is64Bit() && !Subtarget.hasSSE1())) { in LowerReturn()
2299 ((Is64Bit || Ins[i].Flags.isInReg()) && !Subtarget.hasSSE1())) { in LowerCallResult()
2546 if (isSoftFloat || NoImplicitFloatOps || !Subtarget.hasSSE1()) in get64BitArgumentXMMs()
2729 assert(!(NumXMMRegs && !Subtarget.hasSSE1()) && in LowerFormalArguments()
[all …]
DX86InstrInfo.td778 def HasSSE1 : Predicate<"Subtarget->hasSSE1()">;
779 def UseSSE1 : Predicate<"Subtarget->hasSSE1() && !Subtarget->hasAVX()">;
853 def FPStackf32 : Predicate<"!Subtarget->hasSSE1()">;
/external/swiftshader/third_party/llvm-7.0/configs/common/lib/Target/X86/
DX86GenCallingConv.inc883 if (static_cast<const X86Subtarget&>(State.getMachineFunction().getSubtarget()).hasSSE1()) {
907 if (static_cast<const X86Subtarget&>(State.getMachineFunction().getSubtarget()).hasSSE1()) {
1551 if (static_cast<const X86Subtarget&>(State.getMachineFunction().getSubtarget()).hasSSE1()) {
1687 if (static_cast<const X86Subtarget&>(State.getMachineFunction().getSubtarget()).hasSSE1()) {
1963 if (static_cast<const X86Subtarget&>(State.getMachineFunction().getSubtarget()).hasSSE1()) {
1987 if (static_cast<const X86Subtarget&>(State.getMachineFunction().getSubtarget()).hasSSE1()) {
2395 if (static_cast<const X86Subtarget&>(State.getMachineFunction().getSubtarget()).hasSSE1()) {
2419 if (static_cast<const X86Subtarget&>(State.getMachineFunction().getSubtarget()).hasSSE1()) {
3100 if (static_cast<const X86Subtarget&>(State.getMachineFunction().getSubtarget()).hasSSE1()) {
3117 if (static_cast<const X86Subtarget&>(State.getMachineFunction().getSubtarget()).hasSSE1()) {
[all …]
DX86GenFastISel.inc719 if ((!Subtarget->hasSSE1())) {
754 if ((!Subtarget->hasSSE1())) {
789 if ((!Subtarget->hasSSE1())) {
907 if ((Subtarget->hasSSE1() && !Subtarget->hasAVX())) {
920 if ((Subtarget->hasSSE1() && !Subtarget->hasAVX())) {
1274 if ((!Subtarget->hasSSE1())) {
1309 if ((Subtarget->hasSSE1() && !Subtarget->hasAVX())) {
1312 if ((!Subtarget->hasSSE1())) {
1342 if ((Subtarget->hasSSE1() && !Subtarget->hasAVX())) {
1767 if ((Subtarget->hasSSE1() && !Subtarget->hasAVX())) {
[all …]
DX86GenGlobalISel.inc165 if (Subtarget->hasSSE1())
167 if (Subtarget->hasSSE1() && !Subtarget->hasAVX())
323 if (!Subtarget->hasSSE1())