/external/v8/src/s390/ |
D | macro-assembler-s390.cc | 2390 void TurboAssembler::MulP(Register dst, const Operand& opnd) { in MulP() argument 2392 msgfi(dst, opnd); in MulP() 2394 msfi(dst, opnd); in MulP() 2416 void TurboAssembler::MulP(Register dst, const MemOperand& opnd) { in MulP() argument 2418 if (is_uint16(opnd.offset())) { in MulP() 2419 ms(dst, opnd); in MulP() 2420 } else if (is_int20(opnd.offset())) { in MulP() 2421 msy(dst, opnd); in MulP() 2426 if (is_int20(opnd.offset())) { in MulP() 2427 msg(dst, opnd); in MulP() [all …]
|
D | macro-assembler-s390.h | 286 void Add32(Register dst, const MemOperand& opnd); 287 void AddP(Register dst, const MemOperand& opnd); 288 void AddP_ExtendSrc(Register dst, const MemOperand& opnd); 291 void Add32(const MemOperand& opnd, const Operand& imm); 292 void AddP(const MemOperand& opnd, const Operand& imm); 305 void AddLogical(Register dst, const MemOperand& opnd); 306 void AddLogicalP(Register dst, const MemOperand& opnd); 327 void Sub32(Register dst, const MemOperand& opnd); 328 void SubP(Register dst, const MemOperand& opnd); 329 void SubP_ExtendSrc(Register dst, const MemOperand& opnd); [all …]
|
D | assembler-s390.h | 687 inline void name(R1 r1, const MemOperand& opnd) { \ 688 name(r1, opnd.getIndexRegister(), opnd.getBaseRegister(), \ 689 Operand(opnd.getDisplacement())); \ 703 void bc(Condition cond, const MemOperand& opnd) { in S390_RX_A_OPCODE_LIST() 704 bc(cond, opnd.getIndexRegister(), in S390_RX_A_OPCODE_LIST() 705 opnd.getBaseRegister(), Operand(opnd.getDisplacement())); in S390_RX_A_OPCODE_LIST() 718 inline void name(R1 r1, const MemOperand& opnd) { \ 719 name(r1, opnd.getIndexRegister(), opnd.getBaseRegister(), \ 720 Operand(opnd.getDisplacement())); \ 736 void pfd(Condition cond, const MemOperand& opnd) { in S390_RXY_A_OPCODE_LIST() [all …]
|
/external/deqp-deps/SPIRV-Tools/source/opt/ |
D | instruction.h | 608 for (auto& opnd : operands_) in ForEachId() 609 if (spvIsIdType(opnd.type)) f(&opnd.words[0]); in ForEachId() 614 for (const auto& opnd : operands_) in ForEachId() local 615 if (spvIsIdType(opnd.type)) f(&opnd.words[0]); in ForEachId() 620 for (auto& opnd : operands_) { in WhileEachInId() 621 if (spvIsInIdType(opnd.type)) { in WhileEachInId() 622 if (!f(&opnd.words[0])) return false; in WhileEachInId() 630 for (const auto& opnd : operands_) { in WhileEachInId() local 631 if (spvIsInIdType(opnd.type)) { in WhileEachInId() 632 if (!f(&opnd.words[0])) return false; in WhileEachInId() [all …]
|
D | value_number_table.cpp | 219 const auto& opnd = inst.GetInOperand(i); in operator ()() local 220 for (uint32_t word : opnd.words) { in operator ()()
|
/external/swiftshader/third_party/SPIRV-Tools/source/opt/ |
D | instruction.h | 608 for (auto& opnd : operands_) in ForEachId() 609 if (spvIsIdType(opnd.type)) f(&opnd.words[0]); in ForEachId() 614 for (const auto& opnd : operands_) in ForEachId() local 615 if (spvIsIdType(opnd.type)) f(&opnd.words[0]); in ForEachId() 620 for (auto& opnd : operands_) { in WhileEachInId() 621 if (spvIsInIdType(opnd.type)) { in WhileEachInId() 622 if (!f(&opnd.words[0])) return false; in WhileEachInId() 630 for (const auto& opnd : operands_) { in WhileEachInId() local 631 if (spvIsInIdType(opnd.type)) { in WhileEachInId() 632 if (!f(&opnd.words[0])) return false; in WhileEachInId() [all …]
|
D | value_number_table.cpp | 219 const auto& opnd = inst.GetInOperand(i); in operator ()() local 220 for (uint32_t word : opnd.words) { in operator ()()
|
/external/iproute2/tc/ |
D | em_cmp.c | 44 int align, opnd = 0; in cmp_parse_eopt() local 106 opnd = TCF_EM_OPND_EQ; in cmp_parse_eopt() 108 opnd = TCF_EM_OPND_GT; in cmp_parse_eopt() 110 opnd = TCF_EM_OPND_LT; in cmp_parse_eopt() 133 cmp.opnd = (__u8) opnd; in cmp_parse_eopt() 167 if (cmp->opnd == TCF_EM_OPND_EQ) in cmp_print_eopt() 169 else if (cmp->opnd == TCF_EM_OPND_LT) in cmp_print_eopt() 171 else if (cmp->opnd == TCF_EM_OPND_GT) in cmp_print_eopt()
|
D | em_meta.c | 362 int opnd; in meta_parse_eopt() local 382 opnd = TCF_EM_OPND_EQ; in meta_parse_eopt() 384 opnd = TCF_EM_OPND_GT; in meta_parse_eopt() 386 opnd = TCF_EM_OPND_LT; in meta_parse_eopt() 390 meta_hdr.left.op = (__u8) opnd; in meta_parse_eopt()
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/BPF/ |
D | BPFMIPeephole.cpp | 90 MachineOperand &opnd = DefInsn->getOperand(i); in isMovFrom32Def() local 92 if (!opnd.isReg()) in isMovFrom32Def() 95 MachineInstr *PhiDef = MRI->getVRegDef(opnd.getReg()); in isMovFrom32Def() 103 MachineOperand &opnd = DefInsn->getOperand(1); in isMovFrom32Def() local 105 if (!opnd.isReg()) in isMovFrom32Def() 108 unsigned Reg = opnd.getReg(); in isMovFrom32Def()
|
/external/libnl/lib/route/cls/ematch/ |
D | meta.c | 37 uint8_t opnd; member 104 void rtnl_ematch_meta_set_operand(struct rtnl_ematch *e, uint8_t opnd) in rtnl_ematch_meta_set_operand() argument 107 m->opnd = opnd; in rtnl_ematch_meta_set_operand() 162 m->opnd = hdr->left.op; in meta_parse() 275 nl_dump(p, " %s ", rtnl_ematch_opnd2txt(m->opnd, buf, sizeof(buf))); in meta_dump() 293 hdr.left.op = m->opnd; in meta_fill()
|
D | cmp.c | 76 nl_dump(p, " %s %u", operand_txt[cmp->opnd], cmp->val); in cmp_dump()
|
/external/swiftshader/third_party/subzero/tests_lit/llvm2ice_tests/ |
D | arith.ll | 272 %opnd = ptrtoint [4 x i8]* @G to i32 273 %result = shl i32 %a, %opnd 286 %opnd = ptrtoint [4 x i8]* @G to i32 287 %result = lshr i32 %a, %opnd 300 %opnd = ptrtoint [4 x i8]* @G to i32 301 %result = ashr i32 %a, %opnd
|
/external/swiftshader/third_party/LLVM/lib/Support/ |
D | regex2.h | 69 #define SOP(op, opnd) ((op)|(opnd)) argument
|
/external/llvm/lib/Support/ |
D | regex2.h | 72 #define SOP(op, opnd) ((op)|(opnd)) argument
|
/external/swiftshader/third_party/llvm-subzero/lib/Support/ |
D | regex2.h | 72 #define SOP(op, opnd) ((op)|(opnd)) argument
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Support/ |
D | regex2.h | 75 #define SOP(op, opnd) ((op)|(opnd)) argument
|
/external/llvm/lib/Target/X86/ |
D | X86FixupLEAs.cpp | 193 MachineOperand &opnd = MI.getOperand(i); in usesRegister() local 194 if (opnd.isReg() && opnd.getReg() == p.getReg()) { in usesRegister() 195 if (opnd.isDef()) in usesRegister()
|
/external/iproute2/include/uapi/linux/tc_ematch/ |
D | tc_em_cmp.h | 15 __u8 opnd:4; member
|
/external/kernel-headers/original/uapi/linux/tc_ematch/ |
D | tc_em_cmp.h | 15 __u8 opnd:4; member
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/X86/ |
D | X86FixupLEAs.cpp | 224 MachineOperand &opnd = MI.getOperand(i); in usesRegister() local 225 if (opnd.isReg() && opnd.getReg() == p.getReg()) { in usesRegister() 226 if (opnd.isDef()) in usesRegister()
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/RISCV/ |
D | RISCVInstrInfoC.td | 213 RegisterClass cls, DAGOperand opnd> 214 : RVInst16CI<funct3, 0b10, (outs cls:$rd), (ins SP:$rs1, opnd:$imm), 219 RegisterClass cls, DAGOperand opnd> 220 : RVInst16CSS<funct3, 0b10, (outs), (ins cls:$rs2, SP:$rs1, opnd:$imm), 225 RegisterClass cls, DAGOperand opnd> 226 : RVInst16CL<funct3, 0b00, (outs cls:$rd), (ins GPRC:$rs1, opnd:$imm), 231 RegisterClass cls, DAGOperand opnd> 232 : RVInst16CS<funct3, 0b00, (outs), (ins cls:$rs2, GPRC:$rs1, opnd:$imm),
|
/external/libnl/lib/route/cls/ |
D | ematch.c | 692 char *rtnl_ematch_opnd2txt(uint8_t opnd, char *buf, size_t len) in rtnl_ematch_opnd2txt() argument 695 opnd < ARRAY_SIZE(operand_txt) ? operand_txt[opnd] : "?"); in rtnl_ematch_opnd2txt()
|
/external/llvm/lib/Target/Mips/ |
D | Mips32r6InstrInfo.td | 334 class BC_DESC_BASE<string instr_asm, DAGOperand opnd> : BRANCH_DESC_BASE, 336 dag InOperandList = (ins opnd:$offset); 344 class CMP_BC_DESC_BASE<string instr_asm, DAGOperand opnd, 347 dag InOperandList = (ins GPROpnd:$rs, GPROpnd:$rt, opnd:$offset); 356 class CMP_CBR_EQNE_Z_DESC_BASE<string instr_asm, DAGOperand opnd, 359 dag InOperandList = (ins GPROpnd:$rs, opnd:$offset); 368 class CMP_CBR_RT_Z_DESC_BASE<string instr_asm, DAGOperand opnd, 371 dag InOperandList = (ins GPROpnd:$rt, opnd:$offset); 437 class JMP_IDX_COMPACT_DESC_BASE<string opstr, DAGOperand opnd, 441 dag InOperandList = (ins GPROpnd:$rt, opnd:$offset);
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Mips/ |
D | Mips32r6InstrInfo.td | 373 class BC_DESC_BASE<string instr_asm, DAGOperand opnd> : BRANCH_DESC_BASE, 375 dag InOperandList = (ins opnd:$offset); 383 class CMP_BC_DESC_BASE<string instr_asm, DAGOperand opnd, 386 dag InOperandList = (ins GPROpnd:$rs, GPROpnd:$rt, opnd:$offset); 395 class CMP_CBR_EQNE_Z_DESC_BASE<string instr_asm, DAGOperand opnd, 398 dag InOperandList = (ins GPROpnd:$rs, opnd:$offset); 407 class CMP_CBR_RT_Z_DESC_BASE<string instr_asm, DAGOperand opnd, 410 dag InOperandList = (ins GPROpnd:$rt, opnd:$offset); 477 class JMP_IDX_COMPACT_DESC_BASE<string opstr, DAGOperand opnd, 481 dag InOperandList = (ins GPROpnd:$rt, opnd:$offset);
|