Home
last modified time | relevance | path

Searched defs:CONFIG_SYS_DDR_TIMING_1 (Results 1 – 25 of 32) sorted by relevance

12

/external/u-boot/include/configs/km/
Dkm-mpc8360.h63 #define CONFIG_SYS_DDR_TIMING_1 ((TIMING_CFG1_CASLAT_50) | \ macro
Dkm-mpc832x.h66 #define CONFIG_SYS_DDR_TIMING_1 ((TIMING_CFG1_CASLAT_40) | \ macro
Dkm-mpc8309.h101 #define CONFIG_SYS_DDR_TIMING_1 ((TIMING_CFG1_CASLAT_40) | \ macro
/external/u-boot/include/configs/
DMPC8349EMDS.h80 #define CONFIG_SYS_DDR_TIMING_1 0x38357322 macro
93 #define CONFIG_SYS_DDR_TIMING_1 0x36332321 macro
DMPC8349EMDS_SDRAM.h80 #define CONFIG_SYS_DDR_TIMING_1 0x38357322 macro
93 #define CONFIG_SYS_DDR_TIMING_1 0x36332321 macro
Dve8313.h62 #define CONFIG_SYS_DDR_TIMING_1 ((2 << TIMING_CFG1_PRETOACT_SHIFT) \ macro
Dmpc8308_p1m.h74 #define CONFIG_SYS_DDR_TIMING_1 ((2 << TIMING_CFG1_PRETOACT_SHIFT) \ macro
DMPC8323ERDB.h49 #define CONFIG_SYS_DDR_TIMING_1 ((2 << TIMING_CFG1_PRETOACT_SHIFT) \ macro
DMPC832XEMDS.h49 #define CONFIG_SYS_DDR_TIMING_1 ((3 << TIMING_CFG1_PRETOACT_SHIFT) \ macro
Dsbc8349.h69 #define CONFIG_SYS_DDR_TIMING_1 0x36332321 macro
DMPC8308RDB.h70 #define CONFIG_SYS_DDR_TIMING_1 ((2 << TIMING_CFG1_PRETOACT_SHIFT) \ macro
Dsocrates.h83 #define CONFIG_SYS_DDR_TIMING_1 0x3935D322 macro
Dids8313.h69 #define CONFIG_SYS_DDR_TIMING_1 ((4 << TIMING_CFG1_PRETOACT_SHIFT) |\ macro
DMPC8313ERDB_NOR.h85 #define CONFIG_SYS_DDR_TIMING_1 ((3 << TIMING_CFG1_PRETOACT_SHIFT) \ macro
DMPC8540ADS.h86 #define CONFIG_SYS_DDR_TIMING_1 0x37344321 macro
DMPC8313ERDB_NAND.h113 #define CONFIG_SYS_DDR_TIMING_1 ((3 << TIMING_CFG1_PRETOACT_SHIFT) \ macro
DMPC8560ADS.h85 #define CONFIG_SYS_DDR_TIMING_1 0x37344321 macro
DMPC837XEMDS.h78 #define CONFIG_SYS_DDR_TIMING_1 ((3 << TIMING_CFG1_PRETOACT_SHIFT) \ macro
DMPC8349ITX.h167 #define CONFIG_SYS_DDR_TIMING_1 0x26242321 macro
DMPC8315ERDB.h67 #define CONFIG_SYS_DDR_TIMING_1 ((2 << TIMING_CFG1_PRETOACT_SHIFT) \ macro
DMPC837XERDB.h92 #define CONFIG_SYS_DDR_TIMING_1 ((3 << TIMING_CFG1_PRETOACT_SHIFT) \ macro
Dhrcon.h59 #define CONFIG_SYS_DDR_TIMING_1 ((2 << TIMING_CFG1_PRETOACT_SHIFT) \ macro
Dp1_twr.h100 #define CONFIG_SYS_DDR_TIMING_1 0x5c5b6544 macro
Dstrider.h59 #define CONFIG_SYS_DDR_TIMING_1 ((2 << TIMING_CFG1_PRETOACT_SHIFT) \ macro
DUCP1020.h224 #define CONFIG_SYS_DDR_TIMING_1 0x6f6B4846 macro

12