/external/perfetto/test/trace_processor/ |
D | cpu_counters_b120487929.out | 9 0,"freq",300000.000000,26469061 10 0,"freq",364800.000000,1570207 11 0,"freq",441600.000000,574478 12 0,"freq",518400.000000,1582083 13 0,"freq",672000.000000,5274688 14 0,"freq",748800.000000,6291667 15 0,"freq",825600.000000,2777187 16 0,"freq",1171200.000000,1328958506 17 0,"freq",1248000.000000,25806259 18 0,"freq",1324800.000000,20621981 [all …]
|
/external/ltp/testcases/kernel/device-drivers/v4l/user_space/ |
D | test_VIDIOC_FREQUENCY.c | 37 struct v4l2_frequency freq; in test_VIDIOC_G_FREQUENCY() local 41 memset(&freq, 0xff, sizeof(freq)); in test_VIDIOC_G_FREQUENCY() 42 freq.tuner = tuner; in test_VIDIOC_G_FREQUENCY() 43 ret_get = ioctl(get_video_fd(), VIDIOC_G_FREQUENCY, &freq); in test_VIDIOC_G_FREQUENCY() 52 CU_ASSERT_EQUAL(freq.tuner, tuner); in test_VIDIOC_G_FREQUENCY() 57 CU_ASSERT_EQUAL(freq.reserved[0], 0); in test_VIDIOC_G_FREQUENCY() 58 CU_ASSERT_EQUAL(freq.reserved[1], 0); in test_VIDIOC_G_FREQUENCY() 59 CU_ASSERT_EQUAL(freq.reserved[2], 0); in test_VIDIOC_G_FREQUENCY() 60 CU_ASSERT_EQUAL(freq.reserved[3], 0); in test_VIDIOC_G_FREQUENCY() 61 CU_ASSERT_EQUAL(freq.reserved[4], 0); in test_VIDIOC_G_FREQUENCY() [all …]
|
/external/u-boot/arch/arm/cpu/armv7/vf610/ |
D | generic.c | 45 u32 freq = 0; in get_mcu_main_clk() local 58 freq = FASE_CLK_FREQ; in get_mcu_main_clk() 61 freq = SLOW_CLK_FREQ; in get_mcu_main_clk() 67 freq = PLL2_MAIN_FREQ; in get_mcu_main_clk() 69 freq = PLL2_PFD1_FREQ; in get_mcu_main_clk() 71 freq = PLL2_PFD2_FREQ; in get_mcu_main_clk() 73 freq = PLL2_PFD3_FREQ; in get_mcu_main_clk() 75 freq = PLL2_PFD4_FREQ; in get_mcu_main_clk() 78 freq = PLL2_MAIN_FREQ; in get_mcu_main_clk() 84 freq = PLL1_MAIN_FREQ; in get_mcu_main_clk() [all …]
|
/external/u-boot/arch/arm/cpu/armv8/s32v234/ |
D | generic.c | 97 u32 freq = 0; in get_mcu_main_clk() local 109 freq = FIRC_CLK_FREQ; in get_mcu_main_clk() 112 freq = XOSC_CLK_FREQ; in get_mcu_main_clk() 116 freq = decode_pll(ARM_PLL, XOSC_CLK_FREQ, 0); in get_mcu_main_clk() 125 return freq / coreclk_div; in get_mcu_main_clk() 132 u32 freq = 0; in get_sys_clk() local 156 freq = FIRC_CLK_FREQ; in get_sys_clk() 159 freq = XOSC_CLK_FREQ; in get_sys_clk() 163 freq = decode_pll(ARM_PLL, XOSC_CLK_FREQ, 1); in get_sys_clk() 172 return freq / sysclk_div; in get_sys_clk() [all …]
|
/external/u-boot/arch/arm/mach-imx/ |
D | syscounter.c | 37 unsigned long freq; in tick_to_time() local 39 asm volatile("mrc p15, 0, %0, c14, c0, 0" : "=r" (freq)); in tick_to_time() 42 do_div(tick, freq); in tick_to_time() 49 unsigned long freq; in us_to_tick() local 51 asm volatile("mrc p15, 0, %0, c14, c0, 0" : "=r" (freq)); in us_to_tick() 53 usec = usec * freq + 999999; in us_to_tick() 63 unsigned long val, freq; in timer_init() local 65 freq = CONFIG_SC_TIMER_CLK; in timer_init() 66 asm volatile("mcr p15, 0, %0, c14, c0, 0" : : "r" (freq)); in timer_init() 68 writel(freq, &sctr->cntfid0); in timer_init() [all …]
|
/external/u-boot/arch/arm/cpu/armv7/ls102xa/ |
D | timer.c | 34 unsigned long freq; in tick_to_time() local 36 asm volatile("mrc p15, 0, %0, c14, c0, 0" : "=r" (freq)); in tick_to_time() 39 do_div(tick, freq); in tick_to_time() 46 unsigned long freq; in us_to_tick() local 48 asm volatile("mrc p15, 0, %0, c14, c0, 0" : "=r" (freq)); in us_to_tick() 50 usec = usec * freq + 999999; in us_to_tick() 59 unsigned long ctrl, freq; in timer_init() local 65 freq = COUNTER_FREQUENCY; in timer_init() 66 asm("mcr p15, 0, %0, c14, c0, 0" : : "r" (freq)); in timer_init() 118 unsigned long freq; in get_tbclk() local [all …]
|
/external/adhd/cras-config/veyron_mighty/ |
D | dsp.ini | 57 input_5=250 ; freq 61 input_9=300 ; freq 65 input_13=500 ; freq 69 input_17=500 ; freq 73 input_21=800 ; freq 77 input_25=800 ; freq 81 input_29=1000 ; freq 85 input_33=1000 ; freq 89 input_37=2600 ; freq 93 input_41=2600 ; freq [all …]
|
/external/adhd/cras-config/peppy/ |
D | dsp.ini | 57 input_5=248 ; freq 61 input_9=688 ; freq 65 input_13=410 ; freq 69 input_17=817 ; freq 73 input_21=5112 ; freq 77 input_25=4827 ; freq 81 input_29=819 ; freq 85 input_33=4065 ; freq 89 input_37=4065 ; freq 93 input_41=2292 ; freq [all …]
|
/external/adhd/cras-config/veyron_jaq/ |
D | dsp.ini | 57 input_5=250 ; freq 61 input_9=250 ; freq 65 input_13=400 ; freq 69 input_17=400 ; freq 73 input_21=630 ; freq 77 input_25=630 ; freq 81 input_29=1500 ; freq 85 input_33=1500 ; freq 89 input_37=2200 ; freq 93 input_41=2200 ; freq [all …]
|
/external/igt-gpu-tools/lib/ |
D | igt_audio.c | 65 int freq; member 118 struct audio_signal_freq *freq; in audio_signal_add_frequency() local 140 freq = &signal->freqs[index]; in audio_signal_add_frequency() 141 memset(freq, 0, sizeof(*freq)); in audio_signal_add_frequency() 142 freq->freq = frequency; in audio_signal_add_frequency() 143 freq->channel = channel; in audio_signal_add_frequency() 163 int freq; in audio_signal_synthesize() local 167 freq = signal->freqs[i].freq; in audio_signal_synthesize() 168 period_len = signal->sampling_rate / freq; in audio_signal_synthesize() 173 value = 2.0 * M_PI * freq / signal->sampling_rate * j; in audio_signal_synthesize() [all …]
|
/external/u-boot/arch/arm/mach-imx/mx5/ |
D | clock.c | 254 u32 reg, freq; in get_mcu_main_clk() local 257 freq = decode_pll(mxc_plls[PLL1_CLOCK], MXC_HCLK); in get_mcu_main_clk() 258 return freq / (reg + 1); in get_mcu_main_clk() 290 uint32_t freq, reg, div; in get_ipg_clk() local 292 freq = get_ahb_clk(); in get_ipg_clk() 297 return freq / div; in get_ipg_clk() 305 u32 freq, pred1, pred2, podf; in get_ipg_per_clk() local 311 freq = get_lp_apm(); in get_ipg_per_clk() 313 freq = get_periph_clk(); in get_ipg_per_clk() 318 return freq / ((pred1 + 1) * (pred2 + 1) * (podf + 1)); in get_ipg_per_clk() [all …]
|
/external/u-boot/arch/arm/mach-imx/imx8m/ |
D | clock_imx8mq.c | 346 void mxs_set_lcdclk(u32 base_addr, u32 freq) in mxs_set_lcdclk() argument 835 u32 freq; in do_imx8m_showclocks() local 837 freq = decode_frac_pll(ARM_PLL_CLK); in do_imx8m_showclocks() 838 printf("ARM_PLL %8d MHz\n", freq / 1000000); in do_imx8m_showclocks() 839 freq = decode_sscg_pll(SYSTEM_PLL1_800M_CLK); in do_imx8m_showclocks() 840 printf("SYS_PLL1_800 %8d MHz\n", freq / 1000000); in do_imx8m_showclocks() 841 freq = decode_sscg_pll(SYSTEM_PLL1_400M_CLK); in do_imx8m_showclocks() 842 printf("SYS_PLL1_400 %8d MHz\n", freq / 1000000); in do_imx8m_showclocks() 843 freq = decode_sscg_pll(SYSTEM_PLL1_266M_CLK); in do_imx8m_showclocks() 844 printf("SYS_PLL1_266 %8d MHz\n", freq / 1000000); in do_imx8m_showclocks() [all …]
|
/external/u-boot/arch/arm/mach-at91/armv7/ |
D | clock.c | 39 static u32 at91_pll_rate(u32 freq, u32 reg) in at91_pll_rate() argument 46 freq /= div; in at91_pll_rate() 47 freq *= mul + 1; in at91_pll_rate() 49 freq = 0; in at91_pll_rate() 52 return freq; in at91_pll_rate() 57 unsigned freq, mckr; in at91_clock_init() local 91 freq = gd->arch.mck_rate_hz; in at91_clock_init() 94 freq >>= mckr & AT91_PMC_MCKR_PRES_MASK; in at91_clock_init() 98 gd->arch.mck_rate_hz = freq / 2; in at91_clock_init() 101 gd->arch.mck_rate_hz = freq / 3; in at91_clock_init() [all …]
|
/external/adhd/cras-config/daisy_skate/ |
D | dsp.ini | 57 input_5=200 ; freq 61 input_9=200 ; freq 65 input_13=350 ; freq 69 input_17=350 ; freq 73 input_21=1000 ; freq 77 input_25=1000 ; freq 81 input_29=5000 ; freq 85 input_33=5000 ; freq 89 input_37=8000 ; freq 93 input_41=8000 ; freq [all …]
|
/external/adhd/cras-config/falco/ |
D | dsp.ini | 57 input_5=200 ; freq 61 input_9=200 ; freq 65 input_13=350 ; freq 69 input_17=350 ; freq 73 input_21=1000 ; freq 77 input_25=1000 ; freq 81 input_29=5000 ; freq 85 input_33=5000 ; freq 89 input_37=8000 ; freq 93 input_41=8000 ; freq [all …]
|
/external/wpa_supplicant_8/src/ap/ |
D | dfs.c | 126 dfs_get_chan_data(struct hostapd_hw_modes *mode, int freq, int first_chan_idx) in dfs_get_chan_data() argument 131 if (mode->channels[i].freq == freq) in dfs_get_chan_data() 164 chan = dfs_get_chan_data(mode, first_chan->freq + i * 20, in dfs_chan_range_available() 168 first_chan->freq + i * 20); in dfs_chan_range_available() 176 first_chan->freq + i * 20); in dfs_chan_range_available() 182 first_chan->freq + i * 20); in dfs_chan_range_available() 230 chan->freq, chan->chan); in dfs_find_channel() 238 chan->freq, chan->chan); in dfs_find_channel() 245 chan->freq, chan->chan); in dfs_find_channel() 251 chan->freq, chan->chan); in dfs_find_channel() [all …]
|
/external/wpa_supplicant_8/src/common/ |
D | hw_features_common.c | 20 int chan, int *freq) in hw_get_channel_chan() argument 24 if (freq) in hw_get_channel_chan() 25 *freq = 0; in hw_get_channel_chan() 33 if (freq) in hw_get_channel_chan() 34 *freq = ch->freq; in hw_get_channel_chan() 44 hw_get_channel_freq(enum hostapd_hw_mode mode, int freq, int *chan, in hw_get_channel_freq() argument 64 if (ch->freq == freq) { in hw_get_channel_freq() 78 int freq; in hw_get_freq() local 80 hw_get_channel_chan(mode, chan, &freq); in hw_get_freq() 82 return freq; in hw_get_freq() [all …]
|
D | ieee802_11_common.c | 772 enum hostapd_hw_mode ieee80211_freq_to_chan(int freq, u8 *channel) in ieee80211_freq_to_chan() argument 776 return ieee80211_freq_to_channel_ext(freq, 0, CHANWIDTH_USE_HT, in ieee80211_freq_to_chan() 791 enum hostapd_hw_mode ieee80211_freq_to_channel_ext(unsigned int freq, in ieee80211_freq_to_channel_ext() argument 803 if (freq >= 2412 && freq <= 2472) { in ieee80211_freq_to_channel_ext() 804 if ((freq - 2407) % 5) in ieee80211_freq_to_channel_ext() 818 *channel = (freq - 2407) / 5; in ieee80211_freq_to_channel_ext() 823 if (freq == 2484) { in ieee80211_freq_to_channel_ext() 833 if (freq >= 4900 && freq < 5000) { in ieee80211_freq_to_channel_ext() 834 if ((freq - 4000) % 5) in ieee80211_freq_to_channel_ext() 836 *channel = (freq - 4000) / 5; in ieee80211_freq_to_channel_ext() [all …]
|
/external/u-boot/arch/arm/mach-keystone/ |
D | clock.c | 345 unsigned long freq = 0; in ks_clk_get_rate() local 349 freq = pll_freq_get(CORE_PLL); in ks_clk_get_rate() 352 freq = pll_freq_get(PASS_PLL); in ks_clk_get_rate() 356 freq = pll_freq_get(TETRIS_PLL); in ks_clk_get_rate() 359 freq = pll_freq_get(DDR3A_PLL); in ks_clk_get_rate() 363 freq = pll_freq_get(DDR3B_PLL); in ks_clk_get_rate() 367 freq = pll_freq_get(UART_PLL); in ks_clk_get_rate() 371 freq = pll_freq_get(CORE_PLL) / pll0div_read(1); in ks_clk_get_rate() 377 freq = pll_freq_get(CORE_PLL) / pll0div_read(3); in ks_clk_get_rate() 380 freq = pll_freq_get(CORE_PLL) / pll0div_read(4); in ks_clk_get_rate() [all …]
|
/external/adhd/cras-config/wolf/ |
D | dsp.ini | 57 input_5=200 ; freq 61 input_9=200 ; freq 65 input_13=794 ; freq 69 input_17=794 ; freq 73 input_21=1491 ; freq 77 input_25=1491 ; freq 81 input_29=399 ; freq 85 input_33=399 ; freq 89 input_37=2645 ; freq 93 input_41=2645 ; freq [all …]
|
/external/adhd/cras-config/ |
D | dsp.ini.sample | 58 input_5=380 ; freq 62 input_9=450 ; freq 66 input_13=720 ; freq 70 input_17=721 ; freq 74 input_21=1705 ; freq 78 input_25=1800 ; freq 82 input_29=218 ; freq 86 input_33=580 ; freq 90 input_37=580 ; freq 94 input_41=250 ; freq [all …]
|
/external/arm-trusted-firmware/drivers/renesas/rcar/emmc/ |
D | emmc_mount.c | 22 static uint32_t emmc_set_timeout_register_value(uint32_t freq); 24 static uint32_t emmc_calc_tran_speed(uint32_t *freq); 54 uint32_t freq = MMC_400KHZ; /* 390KHz */ in emmc_card_init() local 70 result = emmc_set_request_mmc_clock(&freq); in emmc_card_init() 165 resultCalc = emmc_calc_tran_speed(&freq); /* Card spec is calculated from TRAN_SPEED(CSD). */ in emmc_card_init() 171 mmc_drv_obj.max_freq = freq; /* max frequency (card spec) */ in emmc_card_init() 173 result = emmc_set_request_mmc_clock(&freq); in emmc_card_init() 180 mmc_drv_obj.data_timeout = emmc_set_timeout_register_value(freq); in emmc_card_init() 220 uint32_t freq; /**< High speed mode clock frequency */ in emmc_high_speed() local 233 freq = MMC_52MHZ; in emmc_high_speed() [all …]
|
/external/u-boot/arch/arm/mach-at91/arm926ejs/ |
D | clock.c | 98 static u32 at91_pll_rate(u32 freq, u32 reg) in at91_pll_rate() argument 105 freq /= div; in at91_pll_rate() 106 freq *= mul + 1; in at91_pll_rate() 108 freq = 0; in at91_pll_rate() 110 return freq; in at91_pll_rate() 115 unsigned freq, mckr; in at91_clock_init() local 162 freq = gd->arch.mck_rate_hz; in at91_clock_init() 166 freq /= (1 << ((mckr & AT91_PMC_MCKR_PRES_MASK) >> 4)); in at91_clock_init() 168 freq /= (1 << ((mckr & AT91_PMC_MCKR_PRES_MASK) >> 2)); /* prescale */ in at91_clock_init() 174 freq / ((mckr & AT91_PMC_MCKR_MDIV_MASK) >> 7) : freq; in at91_clock_init() [all …]
|
/external/u-boot/drivers/ddr/marvell/a38x/ |
D | mv_ddr_plat.c | 185 enum mv_ddr_freq freq); 224 static int ddr3_tip_a38x_get_freq_config(u8 dev_num, enum mv_ddr_freq freq, in ddr3_tip_a38x_get_freq_config() argument 228 if (a38x_bw_per_freq[freq] == 0xff) in ddr3_tip_a38x_get_freq_config() 234 freq_config_info->bw_per_freq = a38x_bw_per_freq[freq]; in ddr3_tip_a38x_get_freq_config() 235 freq_config_info->rate_per_freq = a38x_rate_per_freq[freq]; in ddr3_tip_a38x_get_freq_config() 388 static int mv_ddr_sar_freq_get(int dev_num, enum mv_ddr_freq *freq) in mv_ddr_sar_freq_get() argument 407 *freq = MV_DDR_FREQ_333; in mv_ddr_sar_freq_get() 415 *freq = MV_DDR_FREQ_400; in mv_ddr_sar_freq_get() 423 *freq = MV_DDR_FREQ_533; in mv_ddr_sar_freq_get() 426 *freq = MV_DDR_FREQ_600; in mv_ddr_sar_freq_get() [all …]
|
/external/u-boot/arch/arm/mach-uniphier/dram/ |
D | umc-pxs2.c | 143 static void ddrphy_init(void __iomem *phy_base, enum dram_freq freq, int width, in ddrphy_init() argument 161 tmp = ddrphy_pgcr2[freq]; in ddrphy_init() 166 writel(ddrphy_ptr0[freq], phy_base + MPHY_PTR0); in ddrphy_init() 167 writel(ddrphy_ptr1[freq], phy_base + MPHY_PTR1); in ddrphy_init() 169 writel(ddrphy_ptr3[freq], phy_base + MPHY_PTR3); in ddrphy_init() 170 writel(ddrphy_ptr4[freq], phy_base + MPHY_PTR4); in ddrphy_init() 183 writel(ddrphy_dtpr0[freq], phy_base + MPHY_DTPR0); in ddrphy_init() 184 writel(ddrphy_dtpr1[freq], phy_base + MPHY_DTPR1); in ddrphy_init() 185 writel(ddrphy_dtpr2[freq], phy_base + MPHY_DTPR2); in ddrphy_init() 186 writel(ddrphy_dtpr3[freq], phy_base + MPHY_DTPR3); in ddrphy_init() [all …]
|