Home
last modified time | relevance | path

Searched refs:X86 (Results 1 – 25 of 195) sorted by relevance

12345678

/external/llvm/lib/Target/X86/
DX86InstrInfo.cpp93 ? X86::ADJCALLSTACKDOWN64 in X86InstrInfo()
94 : X86::ADJCALLSTACKDOWN32), in X86InstrInfo()
96 ? X86::ADJCALLSTACKUP64 in X86InstrInfo()
97 : X86::ADJCALLSTACKUP32)), in X86InstrInfo()
101 { X86::ADC32ri, X86::ADC32mi, 0 }, in X86InstrInfo()
102 { X86::ADC32ri8, X86::ADC32mi8, 0 }, in X86InstrInfo()
103 { X86::ADC32rr, X86::ADC32mr, 0 }, in X86InstrInfo()
104 { X86::ADC64ri32, X86::ADC64mi32, 0 }, in X86InstrInfo()
105 { X86::ADC64ri8, X86::ADC64mi8, 0 }, in X86InstrInfo()
106 { X86::ADC64rr, X86::ADC64mr, 0 }, in X86InstrInfo()
[all …]
DX86RegisterInfo.cpp56 ? X86::RIP : X86::EIP, in X86RegisterInfo()
69 StackPtr = X86::RSP; in X86RegisterInfo()
70 FramePtr = X86::RBP; in X86RegisterInfo()
73 StackPtr = X86::ESP; in X86RegisterInfo()
74 FramePtr = X86::EBP; in X86RegisterInfo()
82 case X86::EBX: case X86::RBX: return 1; in getCompactUnwindRegNum()
83 case X86::ECX: case X86::R12: return 2; in getCompactUnwindRegNum()
84 case X86::EDX: case X86::R13: return 3; in getCompactUnwindRegNum()
85 case X86::EDI: case X86::R14: return 4; in getCompactUnwindRegNum()
86 case X86::ESI: case X86::R15: return 5; in getCompactUnwindRegNum()
[all …]
DX86FloatingPoint.cpp118 unsigned Reg = *I - X86::FP0; in calcLiveInMask()
221 return StackTop - 1 - getSlot(RegNo) + X86::ST0; in getSTReg()
250 BuildMI(*MBB, I, dl, TII->get(X86::XCH_F)).addReg(STReg); in moveToTop()
259 BuildMI(*MBB, I, dl, TII->get(X86::LD_Frr)).addReg(STReg); in duplicateToTop()
316 return X86::RFP80RegClass.contains(DstReg) || in isFPCopy()
317 X86::RFP80RegClass.contains(SrcReg); in isFPCopy()
330 assert(Reg >= X86::FP0 && Reg <= X86::FP6 && "Expected FP register!"); in getFPReg()
331 return Reg - X86::FP0; in getFPReg()
342 assert(X86::FP6 == X86::FP0+6 && "Register enums aren't sorted right!"); in runOnMachineFunction()
344 if (MF.getRegInfo().isPhysRegUsed(X86::FP0+i)) { in runOnMachineFunction()
[all …]
DX86MCInstLower.cpp242 if (Reg != X86::AL && Reg != X86::AX && Reg != X86::EAX && Reg != X86::RAX) in SimplifyShortImmForm()
275 if (Reg != X86::AL && Reg != X86::AX && Reg != X86::EAX && Reg != X86::RAX) in SimplifyShortMoveForm()
351 case X86::LEA64_32r: // Handle 'subreg rewriting' for the lea64_32mem operand. in Lower()
354 case X86::LEA64r: in Lower()
355 case X86::LEA16r: in Lower()
356 case X86::LEA32r: in Lower()
358 assert(OutMI.getNumOperands() == 1+X86::AddrNumOperands && in Lower()
360 assert(OutMI.getOperand(1+X86::AddrSegmentReg).getReg() == 0 && in Lower()
363 case X86::MOVZX64rr32: LowerSubReg32_Op0(OutMI, X86::MOV32rr); break; in Lower()
364 case X86::MOVZX64rm32: LowerSubReg32_Op0(OutMI, X86::MOV32rm); break; in Lower()
[all …]
DX86FrameLowering.cpp61 return X86::SUB64ri8; in getSUBriOpcode()
62 return X86::SUB64ri32; in getSUBriOpcode()
65 return X86::SUB32ri8; in getSUBriOpcode()
66 return X86::SUB32ri; in getSUBriOpcode()
73 return X86::ADD64ri8; in getADDriOpcode()
74 return X86::ADD64ri32; in getADDriOpcode()
77 return X86::ADD32ri8; in getADDriOpcode()
78 return X86::ADD32ri; in getADDriOpcode()
83 return is64Bit ? X86::LEA64r : X86::LEA32r; in getLEArOpcode()
99 X86::EAX, X86::EDX, X86::ECX, 0 in findDeadCallerSavedReg()
[all …]
DX86FastISel.cpp62 StackPtr = Subtarget->is64Bit() ? X86::RSP : X86::ESP; in X86FastISel()
185 Opc = X86::MOV8rm; in X86FastEmitLoad()
186 RC = X86::GR8RegisterClass; in X86FastEmitLoad()
189 Opc = X86::MOV16rm; in X86FastEmitLoad()
190 RC = X86::GR16RegisterClass; in X86FastEmitLoad()
193 Opc = X86::MOV32rm; in X86FastEmitLoad()
194 RC = X86::GR32RegisterClass; in X86FastEmitLoad()
198 Opc = X86::MOV64rm; in X86FastEmitLoad()
199 RC = X86::GR64RegisterClass; in X86FastEmitLoad()
203 Opc = Subtarget->hasAVX() ? X86::VMOVSSrm : X86::MOVSSrm; in X86FastEmitLoad()
[all …]
DX86ISelDAGToDAG.cpp94 return RegNode->getReg() == X86::RIP; in isRIPRelative()
542 Subtarget->is64Bit() ? X86::CALL64pcrel32 : X86::CALLpcrel32; in EmitSpecialCodeForMain()
570 if (!X86::isOffsetSuitableForCodeModel(Val, M, in FoldOffsetIntoAddress()
598 AM.Segment = CurDAG->getRegister(X86::GS, MVT::i16); in MatchLoadInAddress()
601 AM.Segment = CurDAG->getRegister(X86::FS, MVT::i16); in MatchLoadInAddress()
660 AM.setBaseReg(CurDAG->getRegister(X86::RIP, MVT::i64)); in MatchWrapper()
723 AM.Base_Reg = CurDAG->getRegister(X86::RIP, MVT::i64); in MatchAddress()
1288 AM.Segment = CurDAG->getRegister(X86::GS, MVT::i16); in SelectAddr()
1290 AM.Segment = CurDAG->getRegister(X86::FS, MVT::i16); in SelectAddr()
1433 AM.IndexReg = CurDAG->getRegister(X86::EBX, MVT::i32); in SelectTLSADDRAddr()
[all …]
DX86Subtarget.cpp191 if ((EDX >> 15) & 1) { HasCMov = true; ToggleFeature(X86::FeatureCMOV); } in AutoDetectSubtargetFeatures()
192 if ((EDX >> 23) & 1) { X86SSELevel = MMX; ToggleFeature(X86::FeatureMMX); } in AutoDetectSubtargetFeatures()
193 if ((EDX >> 25) & 1) { X86SSELevel = SSE1; ToggleFeature(X86::FeatureSSE1); } in AutoDetectSubtargetFeatures()
194 if ((EDX >> 26) & 1) { X86SSELevel = SSE2; ToggleFeature(X86::FeatureSSE2); } in AutoDetectSubtargetFeatures()
195 if (ECX & 0x1) { X86SSELevel = SSE3; ToggleFeature(X86::FeatureSSE3); } in AutoDetectSubtargetFeatures()
196 if ((ECX >> 9) & 1) { X86SSELevel = SSSE3; ToggleFeature(X86::FeatureSSSE3);} in AutoDetectSubtargetFeatures()
197 if ((ECX >> 19) & 1) { X86SSELevel = SSE41; ToggleFeature(X86::FeatureSSE41);} in AutoDetectSubtargetFeatures()
198 if ((ECX >> 20) & 1) { X86SSELevel = SSE42; ToggleFeature(X86::FeatureSSE42);} in AutoDetectSubtargetFeatures()
207 ToggleFeature(X86::FeatureCLMUL); in AutoDetectSubtargetFeatures()
211 ToggleFeature(X86::FeatureFMA3); in AutoDetectSubtargetFeatures()
[all …]
DX86CodeEmitter.cpp136 if (Desc.getOpcode() == X86::MOVPC32r) in runOnMachineFunction()
137 emitInstruction(*I, &II->get(X86::POP32r)); in runOnMachineFunction()
211 unsigned e = (isTwoAddr ? X86::AddrNumOperands+1 : X86::AddrNumOperands); in determineREX()
252 X86::reloc_pcrel_word, MBB)); in emitPCRelativeBlockAddress()
266 if (Reloc == X86::reloc_picrel_word) in emitGlobalAddress()
268 else if (Reloc == X86::reloc_pcrel_word) in emitGlobalAddress()
278 if (Reloc == X86::reloc_absolute_dword) in emitGlobalAddress()
290 intptr_t RelocCST = (Reloc == X86::reloc_picrel_word) ? PICBaseOffset : 0; in emitExternalSymbolAddress()
300 if (Reloc == X86::reloc_absolute_dword) in emitExternalSymbolAddress()
314 if (Reloc == X86::reloc_picrel_word) in emitConstPoolAddress()
[all …]
DX86ELFWriterInfo.cpp38 case X86::reloc_pcrel_word: in getRelocationType()
40 case X86::reloc_absolute_word: in getRelocationType()
42 case X86::reloc_absolute_word_sext: in getRelocationType()
44 case X86::reloc_absolute_dword: in getRelocationType()
46 case X86::reloc_picrel_word: in getRelocationType()
52 case X86::reloc_pcrel_word: in getRelocationType()
54 case X86::reloc_absolute_word: in getRelocationType()
56 case X86::reloc_absolute_word_sext: in getRelocationType()
57 case X86::reloc_absolute_dword: in getRelocationType()
58 case X86::reloc_picrel_word: in getRelocationType()
[all …]
DX86ISelLowering.cpp160 X86StackPtr = Subtarget->is64Bit() ? X86::RSP : X86::ESP; in X86TargetLowering()
219 addRegisterClass(MVT::i8, X86::GR8RegisterClass); in X86TargetLowering()
220 addRegisterClass(MVT::i16, X86::GR16RegisterClass); in X86TargetLowering()
221 addRegisterClass(MVT::i32, X86::GR32RegisterClass); in X86TargetLowering()
223 addRegisterClass(MVT::i64, X86::GR64RegisterClass); in X86TargetLowering()
530 setExceptionPointerRegister(X86::RAX); in X86TargetLowering()
531 setExceptionSelectorRegister(X86::RDX); in X86TargetLowering()
533 setExceptionPointerRegister(X86::EAX); in X86TargetLowering()
534 setExceptionSelectorRegister(X86::EDX); in X86TargetLowering()
571 addRegisterClass(MVT::f32, X86::FR32RegisterClass); in X86TargetLowering()
[all …]
DX86RegisterInfo.td1 //===- X86RegisterInfo.td - Describe the X86 Register File --*- tablegen -*-==//
10 // This file describes the X86 Register file, defining the registers themselves,
19 let Namespace = "X86" in {
38 // variations by target as well. Currently the first entry is for X86-64,
39 // second - for EH on X86-32/Darwin and third is 'generic' one (X86-32/Linux
40 // and debug information on X86-32/Darwin)
49 // X86-64 only, requires REX.
87 // X86-64 only, requires REX.
110 // X86-64 only, requires REX
122 // 64-bit registers, X86-64 only
[all …]
DX86SelectionDAGInfo.cpp94 ValReg = X86::AX; in EmitTargetCodeForMemset()
99 ValReg = X86::EAX; in EmitTargetCodeForMemset()
104 ValReg = X86::RAX; in EmitTargetCodeForMemset()
110 ValReg = X86::AL; in EmitTargetCodeForMemset()
127 Chain = DAG.getCopyToReg(Chain, dl, X86::AL, Src, InFlag); in EmitTargetCodeForMemset()
131 Chain = DAG.getCopyToReg(Chain, dl, Subtarget->is64Bit() ? X86::RCX : in EmitTargetCodeForMemset()
132 X86::ECX, in EmitTargetCodeForMemset()
135 Chain = DAG.getCopyToReg(Chain, dl, Subtarget->is64Bit() ? X86::RDI : in EmitTargetCodeForMemset()
136 X86::EDI, in EmitTargetCodeForMemset()
150 Chain = DAG.getCopyToReg(Chain, dl, (CVT == MVT::i64) ? X86::RCX : in EmitTargetCodeForMemset()
[all …]
/external/llvm/lib/Target/X86/MCTargetDesc/
DX86MCTargetDesc.cpp216 case X86::RAX: case X86::EAX: case X86::AX: case X86::AL: return N86::EAX; in getX86RegNum()
217 case X86::RCX: case X86::ECX: case X86::CX: case X86::CL: return N86::ECX; in getX86RegNum()
218 case X86::RDX: case X86::EDX: case X86::DX: case X86::DL: return N86::EDX; in getX86RegNum()
219 case X86::RBX: case X86::EBX: case X86::BX: case X86::BL: return N86::EBX; in getX86RegNum()
220 case X86::RSP: case X86::ESP: case X86::SP: case X86::SPL: case X86::AH: in getX86RegNum()
222 case X86::RBP: case X86::EBP: case X86::BP: case X86::BPL: case X86::CH: in getX86RegNum()
224 case X86::RSI: case X86::ESI: case X86::SI: case X86::SIL: case X86::DH: in getX86RegNum()
226 case X86::RDI: case X86::EDI: case X86::DI: case X86::DIL: case X86::BH: in getX86RegNum()
229 case X86::R8: case X86::R8D: case X86::R8W: case X86::R8B: in getX86RegNum()
231 case X86::R9: case X86::R9D: case X86::R9W: case X86::R9B: in getX86RegNum()
[all …]
DX86AsmBackend.cpp47 case X86::reloc_riprel_4byte: in getFixupKindLog2Size()
48 case X86::reloc_riprel_4byte_movq_load: in getFixupKindLog2Size()
49 case X86::reloc_signed_4byte: in getFixupKindLog2Size()
50 case X86::reloc_global_offset_table: in getFixupKindLog2Size()
74 return X86::NumTargetFixupKinds; in getNumFixupKinds()
78 const static MCFixupKindInfo Infos[X86::NumTargetFixupKinds] = { in getFixupKindInfo()
129 case X86::JAE_1: return X86::JAE_4; in getRelaxedOpcodeBranch()
130 case X86::JA_1: return X86::JA_4; in getRelaxedOpcodeBranch()
131 case X86::JBE_1: return X86::JBE_4; in getRelaxedOpcodeBranch()
132 case X86::JB_1: return X86::JB_4; in getRelaxedOpcodeBranch()
[all …]
DX86BaseInfo.h26 namespace X86 {
552 case X86::R8: case X86::R9: case X86::R10: case X86::R11: in isX86_64ExtendedReg()
553 case X86::R12: case X86::R13: case X86::R14: case X86::R15: in isX86_64ExtendedReg()
554 case X86::R8D: case X86::R9D: case X86::R10D: case X86::R11D: in isX86_64ExtendedReg()
555 case X86::R12D: case X86::R13D: case X86::R14D: case X86::R15D: in isX86_64ExtendedReg()
556 case X86::R8W: case X86::R9W: case X86::R10W: case X86::R11W: in isX86_64ExtendedReg()
557 case X86::R12W: case X86::R13W: case X86::R14W: case X86::R15W: in isX86_64ExtendedReg()
558 case X86::R8B: case X86::R9B: case X86::R10B: case X86::R11B: in isX86_64ExtendedReg()
559 case X86::R12B: case X86::R13B: case X86::R14B: case X86::R15B: in isX86_64ExtendedReg()
560 case X86::XMM8: case X86::XMM9: case X86::XMM10: case X86::XMM11: in isX86_64ExtendedReg()
[all …]
DX86MCCodeEmitter.cpp46 return (STI.getFeatureBits() & X86::Mode64Bit) != 0; in is64BitMode()
51 return (STI.getFeatureBits() & X86::Mode64Bit) == 0; in is32BitMode()
165 const MCOperand &BaseReg = MI.getOperand(Op+X86::AddrBaseReg); in Is32BitMemOperand()
166 const MCOperand &IndexReg = MI.getOperand(Op+X86::AddrIndexReg); in Is32BitMemOperand()
169 X86MCRegisterClasses[X86::GR32RegClassID].contains(BaseReg.getReg())) || in Is32BitMemOperand()
171 X86MCRegisterClasses[X86::GR32RegClassID].contains(IndexReg.getReg()))) in Is32BitMemOperand()
180 const MCOperand &BaseReg = MI.getOperand(Op+X86::AddrBaseReg); in Is64BitMemOperand()
181 const MCOperand &IndexReg = MI.getOperand(Op+X86::AddrIndexReg); in Is64BitMemOperand()
184 X86MCRegisterClasses[X86::GR64RegClassID].contains(BaseReg.getReg())) || in Is64BitMemOperand()
186 X86MCRegisterClasses[X86::GR64RegClassID].contains(IndexReg.getReg()))) in Is64BitMemOperand()
[all …]
/external/llvm/lib/Target/X86/InstPrinter/
DX86InstComments.cpp36 case X86::INSERTPSrr: in EmitAnyX86InstComments()
41 case X86::VINSERTPSrr: in EmitAnyX86InstComments()
48 case X86::MOVLHPSrr: in EmitAnyX86InstComments()
53 case X86::VMOVLHPSrr: in EmitAnyX86InstComments()
60 case X86::MOVHLPSrr: in EmitAnyX86InstComments()
65 case X86::VMOVHLPSrr: in EmitAnyX86InstComments()
72 case X86::PSHUFDri: in EmitAnyX86InstComments()
73 case X86::VPSHUFDri: in EmitAnyX86InstComments()
76 case X86::PSHUFDmi: in EmitAnyX86InstComments()
77 case X86::VPSHUFDmi: in EmitAnyX86InstComments()
[all …]
/external/llvm/test/CodeGen/X86/
Dh-registers-0.ll1 ; RUN: llc < %s -mtriple=x86_64-linux | FileCheck %s -check-prefix=X86-64
3 ; RUN: llc < %s -march=x86 | FileCheck %s -check-prefix=X86-32
9 ; X86-64: bar64:
10 ; X86-64: shrq $8, %rdi
11 ; X86-64: incb %dil
19 ; X86-32: bar64:
20 ; X86-32: incb %ah
29 ; X86-64: bar32:
30 ; X86-64: shrl $8, %edi
31 ; X86-64: incb %dil
[all …]
Dmemcpy-2.ll4 …c < %s -mtriple=x86_64-apple-darwin -mcpu=core2 | FileCheck %s -check-prefix=X86-64
34 ; X86-64: t1:
35 ; X86-64: movaps _.str(%rip), %xmm0
36 ; X86-64: movaps %xmm0
37 ; X86-64: movb $0
38 ; X86-64: movq $0
70 ; X86-64: t2:
71 ; X86-64: movaps (%rsi), %xmm0
72 ; X86-64: movaps %xmm0, (%rdi)
111 ; X86-64: t3:
[all …]
/external/llvm/lib/Target/X86/AsmParser/
DX86AsmParser.cpp78 return (STI.getFeatureBits() & X86::Mode64Bit) != 0; in is64BitMode()
81 unsigned FB = ComputeAvailableFeatures(STI.ToggleFeature(X86::Mode64Bit)); in SwitchMode()
458 unsigned basereg = is64BitMode() ? X86::RSI : X86::ESI; in isSrcOp()
461 (Op.Mem.SegReg == 0 || Op.Mem.SegReg == X86::DS) && in isSrcOp()
468 unsigned basereg = is64BitMode() ? X86::RDI : X86::EDI; in isDstOp()
471 (Op.Mem.SegReg == 0 || Op.Mem.SegReg == X86::ES) && in isDstOp()
506 if (RegNo == X86::RIZ || in ParseRegister()
507 X86MCRegisterClasses[X86::GR64RegClassID].contains(RegNo) || in ParseRegister()
517 RegNo = X86::ST0; in ParseRegister()
531 case 0: RegNo = X86::ST0; break; in ParseRegister()
[all …]
/external/llvm/lib/Target/X86/Disassembler/
DX86Disassembler.cpp59 namespace X86 { namespace
166 #define ENTRY(x) X86::x, in translateRegister()
358 if (Opcode != X86::BLENDPSrri && Opcode != X86::BLENDPDrri && in translateImmediate()
359 Opcode != X86::PBLENDWrri && Opcode != X86::MPSADBWrri && in translateImmediate()
360 Opcode != X86::DPPSrri && Opcode != X86::DPPDrri && in translateImmediate()
361 Opcode != X86::INSERTPSrr && Opcode != X86::VBLENDPSYrri && in translateImmediate()
362 Opcode != X86::VBLENDPSYrmi && Opcode != X86::VBLENDPDYrri && in translateImmediate()
363 Opcode != X86::VBLENDPDYrmi && Opcode != X86::VPBLENDWrri && in translateImmediate()
364 Opcode != X86::VMPSADBWrri && Opcode != X86::VDPPSYrri && in translateImmediate()
365 Opcode != X86::VDPPSYrmi && Opcode != X86::VDPPDrri && in translateImmediate()
[all …]
/external/valgrind/main/VEX/auxprogs/
Dgenoffsets.c83 GENOFFSET(X86,x86,EAX); in foo()
84 GENOFFSET(X86,x86,EBX); in foo()
85 GENOFFSET(X86,x86,ECX); in foo()
86 GENOFFSET(X86,x86,EDX); in foo()
87 GENOFFSET(X86,x86,ESI); in foo()
88 GENOFFSET(X86,x86,EDI); in foo()
89 GENOFFSET(X86,x86,EBP); in foo()
90 GENOFFSET(X86,x86,ESP); in foo()
91 GENOFFSET(X86,x86,EIP); in foo()
92 GENOFFSET(X86,x86,CS); in foo()
[all …]
/external/clang/test/CodeGenObjC/
Dvariadic-sends.m1 …386-unknown-unknown -fobjc-fragile-abi -emit-llvm -o - %s | FileCheck -check-prefix=CHECK-X86-32 %s
2 …_64-unknown-unknown -fobjc-fragile-abi -emit-llvm -o - %s | FileCheck -check-prefix=CHECK-X86-64 %s
11 // CHECK-X86-32: call void bitcast (i8* (i8*, i8*, ...)* @objc_msgSend to void (i8*, i8*)*)
12 // CHECK-X86-64: call void bitcast (i8* (i8*, i8*, ...)* @objc_msgSend to void (i8*, i8*)*)
17 // CHECK-X86-32: call void bitcast (i8* (i8*, i8*, ...)* @objc_msgSend to void (i8*, i8*, i32)*)
18 // CHECK-X86-64: call void bitcast (i8* (i8*, i8*, ...)* @objc_msgSend to void (i8*, i8*, i32)*)
23 …// CHECK-X86-32: call void (i8*, i8*, i32, ...)* bitcast (i8* (i8*, i8*, ...)* @objc_msgSend to vo…
24 …// CHECK-X86-64: call void (i8*, i8*, i32, ...)* bitcast (i8* (i8*, i8*, ...)* @objc_msgSend to vo…
31 …// CHECK-X86-32: call void bitcast (i8* (%struct._objc_super*, i8*, ...)* @objc_msgSendSuper to vo…
32 …// CHECK-X86-64: call void bitcast (i8* (%struct._objc_super*, i8*, ...)* @objc_msgSendSuper to vo…
[all …]
Dobjc2-weak-import-attribute.m1 …lang_cc1 -triple x86_64-apple-darwin10 -emit-llvm -o - %s | FileCheck -check-prefix=CHECK-X86-64 %s
31 // CHECK-X86-64: OBJC_METACLASS_$_WeakRootClass" = extern_weak global
32 // CHECK-X86-64: OBJC_METACLASS_$_WeakClass" = extern_weak global
33 // CHECK-X86-64: OBJC_CLASS_$_WeakClass" = extern_weak global
34 // CHECK-X86-64: OBJC_CLASS_$_WeakClass1" = extern_weak global
35 // CHECK-X86-64: OBJC_CLASS_$_WeakClass3" = extern_weak global
48 // CHECK-NOT-X86-64: OBJC_METACLASS_$_Root" = extern_weak global

12345678