Home
last modified time | relevance | path

Searched refs:isUInt (Results 1 – 15 of 15) sorted by relevance

/external/llvm/include/llvm/Support/
DMathExtras.h63 inline bool isUInt(uint64_t x) { in isUInt() function
68 inline bool isUInt<8>(uint64_t x) {
72 inline bool isUInt<16>(uint64_t x) {
76 inline bool isUInt<32>(uint64_t x) {
84 return isUInt<N+S>(x) && (x % (1<<S) == 0); in isShiftedUInt()
/external/llvm/lib/Target/Hexagon/
DHexagonImmediates.td382 return isUInt<32>(v);
389 return isUInt<16>(v);
403 return isUInt<9>(v);
411 return isUInt<8>(v);
418 return isUInt<7>(v);
426 return isUInt<6>(v);
433 return isUInt<6>(v);
461 return isUInt<5>(v);
469 return isUInt<3>(v);
477 return isUInt<2>(v);
[all …]
DHexagonNewValueJump.cpp217 if (!(isUInt<5>(v) || in canCompareBeNewValueJump()
DHexagonInstrInfo.cpp1340 return isUInt<6>(MI->getOperand(1).getImm()); in isPredicable()
1360 return isUInt<6>(MI->getOperand(2).getImm()); in isPredicable()
1379 return (isUInt<6>(MI->getOperand(1).getImm()) && in isPredicable()
DHexagonISelDAGToDAG.cpp157 return isUInt<6>(v); in IsU6_0_Offset()
/external/llvm/lib/Target/PowerPC/
DPPCISelDAGToDAG.cpp472 if (isUInt<16>(Imm)) in SelectCC()
496 if (isInt32Immediate(RHS, Imm) && isUInt<16>(Imm)) in SelectCC()
513 if (isUInt<16>(Imm)) in SelectCC()
530 if (isUInt<32>(Imm)) { in SelectCC()
539 if (isInt64Immediate(RHS.getNode(), Imm) && isUInt<16>(Imm)) in SelectCC()
/external/llvm/lib/Target/XCore/
DXCoreISelDAGToDAG.cpp168 else if (!isUInt<16>(Val)) { in Select()
/external/llvm/lib/MC/
DMCDwarf.cpp1444 } else if (isUInt<8>(AddrDelta)) { in EncodeAdvanceLoc()
1447 } else if (isUInt<16>(AddrDelta)) { in EncodeAdvanceLoc()
1454 assert(isUInt<32>(AddrDelta)); in EncodeAdvanceLoc()
/external/llvm/lib/Target/CellSPU/
DSPUOperands.td146 return isUInt<18>(Value);
228 return isUInt<18>(Value);
DSPUISelDAGToDAG.cpp51 return isUInt<10>(CN->getSExtValue()); in isI32IntU10Immediate()
65 return isUInt<10>((short) CN->getZExtValue()); in isI16IntU10Immediate()
/external/llvm/lib/CodeGen/
DMachineVerifier.cpp714 if (!isUInt<2>(MI->getOperand(1).getImm())) in verifyInlineAsm()
/external/llvm/lib/Target/ARM/
DARMFastISel.cpp563 if (Subtarget->hasV6T2Ops() && isUInt<16>(CI->getZExtValue())) { in ARMMaterializeInt()
DARMISelLowering.cpp6134 } else if (Subtarget->hasV6T2Ops() && isUInt<16>(NumLPads)) { in EmitSjLjDispatchBlock()
/external/llvm/lib/Target/Mips/
DMipsISelLowering.cpp3402 if (isUInt<16>(Val)) { in LowerAsmOperandForConstraint()
/external/llvm/lib/Target/X86/
DX86ISelLowering.cpp8639 if (!isUInt<32>(AndRHSVal) && isPowerOf2_64(AndRHSVal)) { in LowerToBT()