| /external/llvm/include/llvm/CodeGen/ |
| D | ISDOpcodes.h | 504 BR_CC, enumerator
|
| /external/llvm/lib/Target/MSP430/ |
| D | MSP430ISelLowering.h | 58 BR_CC, enumerator
|
| D | MSP430ISelLowering.cpp | 109 setOperationAction(ISD::BR_CC, MVT::i8, Custom); in MSP430TargetLowering()
110 setOperationAction(ISD::BR_CC, MVT::i16, Custom); in MSP430TargetLowering()
196 case ISD::BR_CC: return LowerBR_CC(Op, DAG); in LowerOperation()
790 return DAG.getNode(MSP430ISD::BR_CC, dl, Op.getValueType(), in LowerBR_CC()
1029 case MSP430ISD::BR_CC: return "MSP430ISD::BR_CC"; in getTargetNodeName()
|
| D | MSP430InstrInfo.td | 61 def MSP430brcc : SDNode<"MSP430ISD::BR_CC", SDT_MSP430BrCC,
|
| /external/llvm/lib/Target/NVPTX/ |
| D | NVPTXISelLowering.cpp | 104 setOperationAction(ISD::BR_CC, MVT::f32, Expand); in NVPTXTargetLowering()
105 setOperationAction(ISD::BR_CC, MVT::f64, Expand); in NVPTXTargetLowering()
106 setOperationAction(ISD::BR_CC, MVT::i1, Expand); in NVPTXTargetLowering()
107 setOperationAction(ISD::BR_CC, MVT::i8, Expand); in NVPTXTargetLowering()
108 setOperationAction(ISD::BR_CC, MVT::i16, Expand); in NVPTXTargetLowering()
109 setOperationAction(ISD::BR_CC, MVT::i32, Expand); in NVPTXTargetLowering()
110 setOperationAction(ISD::BR_CC, MVT::i64, Expand); in NVPTXTargetLowering()
|
| /external/llvm/lib/Target/AArch64/ |
| D | AArch64ISelLowering.h | 33 BR_CC, enumerator
|
| D | AArch64ISelLowering.cpp | 91 setOperationAction(ISD::BR_CC, MVT::i32, Custom); in AArch64TargetLowering()
92 setOperationAction(ISD::BR_CC, MVT::i64, Custom); in AArch64TargetLowering()
93 setOperationAction(ISD::BR_CC, MVT::f32, Custom); in AArch64TargetLowering()
94 setOperationAction(ISD::BR_CC, MVT::f64, Custom); in AArch64TargetLowering()
227 setOperationAction(ISD::BR_CC, MVT::f128, Custom); in AArch64TargetLowering()
767 case AArch64ISD::BR_CC: return "AArch64ISD::BR_CC"; in getTargetNodeName()
1697 return DAG.getNode(AArch64ISD::BR_CC, dl, MVT::Other, Chain, in LowerBRCOND()
1732 return DAG.getNode(AArch64ISD::BR_CC, dl, MVT::Other, in LowerBR_CC()
1744 SDValue A64BR_CC = DAG.getNode(AArch64ISD::BR_CC, dl, MVT::Other, in LowerBR_CC()
1749 A64BR_CC = DAG.getNode(AArch64ISD::BR_CC, dl, MVT::Other, in LowerBR_CC()
[all …]
|
| D | AArch64InstrInfo.td | 27 def A64br_cc : SDNode<"AArch64ISD::BR_CC", SDT_A64br_cc, [SDNPHasChain]>;
|
| /external/llvm/lib/Target/Sparc/ |
| D | SparcISelLowering.cpp | 744 setOperationAction(ISD::BR_CC, MVT::i32, Custom); in SparcTargetLowering()
745 setOperationAction(ISD::BR_CC, MVT::f32, Custom); in SparcTargetLowering()
746 setOperationAction(ISD::BR_CC, MVT::f64, Custom); in SparcTargetLowering()
1155 case ISD::BR_CC: return LowerBR_CC(Op, DAG); in LowerOperation()
|
| /external/llvm/lib/Target/Hexagon/ |
| D | HexagonISelLowering.cpp | 1373 setOperationAction(ISD::BR_CC, MVT::f32, Expand); in HexagonTargetLowering()
1374 setOperationAction(ISD::BR_CC, MVT::f64, Expand); in HexagonTargetLowering()
1375 setOperationAction(ISD::BR_CC, MVT::i1, Expand); in HexagonTargetLowering()
1376 setOperationAction(ISD::BR_CC, MVT::i32, Expand); in HexagonTargetLowering()
|
| /external/llvm/lib/Target/MBlaze/ |
| D | MBlazeISelLowering.cpp | 163 setOperationAction(ISD::BR_CC, MVT::f32, Expand); in MBlazeTargetLowering()
164 setOperationAction(ISD::BR_CC, MVT::i32, Expand); in MBlazeTargetLowering()
|
| /external/llvm/lib/CodeGen/SelectionDAG/ |
| D | SelectionDAGDumper.cpp | 253 case ISD::BR_CC: return "br_cc"; in getOperationName()
|
| D | LegalizeDAG.cpp | 1187 case ISD::BR_CC: { in LegalizeOp()
1190 unsigned CompareOperand = Node->getOpcode() == ISD::BR_CC ? 2 : 0; in LegalizeOp()
3604 Tmp1 = DAG.getNode(ISD::BR_CC, dl, MVT::Other, in ExpandNode()
3613 Tmp1 = DAG.getNode(ISD::BR_CC, dl, MVT::Other, Tmp1, in ExpandNode()
3669 case ISD::BR_CC: { in ExpandNode()
3681 Tmp1 = DAG.getNode(ISD::BR_CC, dl, Node->getValueType(0), Tmp1, Tmp4, Tmp2, in ExpandNode()
|
| D | LegalizeFloatTypes.cpp | 610 case ISD::BR_CC: Res = SoftenFloatOp_BR_CC(N); break; in SoftenFloatOperand()
1242 case ISD::BR_CC: Res = ExpandFloatOp_BR_CC(N); break; in ExpandFloatOperand()
|
| D | LegalizeIntegerTypes.cpp | 770 case ISD::BR_CC: Res = PromoteIntOp_BR_CC(N, OpNo); break; in PromoteIntegerOperand()
2470 case ISD::BR_CC: Res = ExpandIntOp_BR_CC(N); break; in ExpandIntegerOperand()
|
| D | DAGCombiner.cpp | 1159 case ISD::BR_CC: return visitBR_CC(N); in visit()
6712 TLI.isOperationLegalOrCustom(ISD::BR_CC, in visitBRCOND()
6714 return DAG.getNode(ISD::BR_CC, N->getDebugLoc(), MVT::Other, in visitBRCOND()
6869 return DAG.getNode(ISD::BR_CC, N->getDebugLoc(), MVT::Other, in visitBR_CC()
|
| D | SelectionDAG.cpp | 4673 case ISD::BR_CC: { in getNode()
|
| /external/llvm/lib/Target/R600/ |
| D | R600ISelLowering.cpp | 53 setOperationAction(ISD::BR_CC, MVT::i32, Expand); in R600TargetLowering()
54 setOperationAction(ISD::BR_CC, MVT::f32, Expand); in R600TargetLowering()
|
| /external/llvm/lib/Target/Mips/ |
| D | MipsISelLowering.cpp | 280 setOperationAction(ISD::BR_CC, MVT::f32, Expand); in MipsTargetLowering()
281 setOperationAction(ISD::BR_CC, MVT::f64, Expand); in MipsTargetLowering()
282 setOperationAction(ISD::BR_CC, MVT::i32, Expand); in MipsTargetLowering()
283 setOperationAction(ISD::BR_CC, MVT::i64, Expand); in MipsTargetLowering()
|
| /external/llvm/lib/Target/PowerPC/ |
| D | README.txt | 326 This could be done in the dag combiner, by swapping a BR_CC when a SETCC of the
|
| D | PPCISelDAGToDAG.cpp | 1264 case ISD::BR_CC: { in Select()
|
| D | PPCISelLowering.cpp | 470 setTargetDAGCombine(ISD::BR_CC); in PPCTargetLowering()
6448 case ISD::BR_CC: { in PerformDAGCombine()
|
| /external/llvm/lib/Target/XCore/ |
| D | XCoreISelLowering.cpp | 87 setOperationAction(ISD::BR_CC, MVT::i32, Expand); in XCoreTargetLowering()
|
| /external/llvm/lib/Target/X86/ |
| D | X86ISelLowering.cpp | 379 setOperationAction(ISD::BR_CC , MVT::f32, Expand); in X86TargetLowering()
380 setOperationAction(ISD::BR_CC , MVT::f64, Expand); in X86TargetLowering()
381 setOperationAction(ISD::BR_CC , MVT::f80, Expand); in X86TargetLowering()
382 setOperationAction(ISD::BR_CC , MVT::i8, Expand); in X86TargetLowering()
383 setOperationAction(ISD::BR_CC , MVT::i16, Expand); in X86TargetLowering()
384 setOperationAction(ISD::BR_CC , MVT::i32, Expand); in X86TargetLowering()
385 setOperationAction(ISD::BR_CC , MVT::i64, Expand); in X86TargetLowering()
16075 case ISD::BR_CC: in CMPEQCombine()
|
| /external/llvm/lib/Target/ARM/ |
| D | ARMISelLowering.cpp | 798 setOperationAction(ISD::BR_CC, MVT::i32, Custom); in ARMTargetLowering()
799 setOperationAction(ISD::BR_CC, MVT::f32, Custom); in ARMTargetLowering()
800 setOperationAction(ISD::BR_CC, MVT::f64, Custom); in ARMTargetLowering()
5565 case ISD::BR_CC: return LowerBR_CC(Op, DAG); in LowerOperation()
|