Home
last modified time | relevance | path

Searched refs:ISR (Results 1 – 24 of 24) sorted by relevance

/drivers/net/
Datp.c619 int status = read_nibble(ioaddr, ISR); in atp_interrupt()
624 write_reg(ioaddr, ISR, ISR_RxOK); /* Clear the Rx interrupt. */ in atp_interrupt()
637 write_reg_high(ioaddr, ISR, ISRh_RxErr); in atp_interrupt()
650 write_reg(ioaddr, ISR, ISR_TxErr + ISR_TxOK); in atp_interrupt()
Dfealnx.c175 ISR = 0x34, /* interrupt status */ enumerator
910 iowrite32(FBE | TUNF | CNTOVF | RBU | TI | RI, ioaddr + ISR); in netdev_open()
1103 "config %8.8x.\n", dev->name, ioread32(ioaddr + ISR), in netdev_timer()
1174 iowrite32(FBE | TUNF | CNTOVF | RBU | TI | RI, ioaddr + ISR); in enable_rxtx()
1213 " resetting...\n", dev->name, ioread32(ioaddr + ISR)); in fealnx_tx_timeout()
1452 u32 intr_status = ioread32(ioaddr + ISR); in intr_handler()
1455 iowrite32(intr_status, ioaddr + ISR); in intr_handler()
1601 dev->name, ioread32(ioaddr + ISR)); in intr_handler()
Dvia-velocity.h994 volatile __le32 ISR; /* 0x24 */ member
1155 #define mac_read_isr(regs) readl(&((regs)->ISR))
1156 #define mac_write_isr(regs, x) writel((x),&((regs)->ISR))
1157 #define mac_clear_isr(regs) writel(0xffffffffL,&((regs)->ISR))
Datp.h40 ISR = 10, IMR = 11, /* Interrupt status and mask. */ enumerator
Dmacb.c567 status = macb_readl(bp, ISR); in macb_interrupt()
611 status = macb_readl(bp, ISR); in macb_interrupt()
795 macb_readl(bp, ISR); in macb_reset_hw()
Dns83820.c325 #define ISR 0x10 macro
1427 isr = readl(dev->base + ISR);
1601 isr = readl(dev->base + ISR);
Dvia-velocity.c3388 BYTE_REG_BITS_OFF(ISR_PWEI, &regs->ISR); in velocity_set_wol()
/drivers/rtc/
Drtc-at32ap700x.c100 alrm->pending = rtc_readl(rtc, ISR) & RTC_BIT(ISR_TOPI) ? 1 : 0; in at32_rtc_readalarm()
174 unsigned long isr = rtc_readl(rtc, ISR); in at32_rtc_interrupt()
/drivers/usb/serial/
Dio_16654.h37 #define ISR 2 // Interrupt Status Register (Read) macro
/drivers/net/irda/
Dw83977af_ir.h59 #define ISR 0x02 /* Interrupt status register */ macro
Dw83977af_ir.c1128 isr = inb(iobase+ISR) & icr; /* Mask out the interesting ones */ in w83977af_interrupt()
/drivers/staging/rtl8187se/
Dr8180_hw.h263 #define ISR 0x003C macro
273 #define ISR 0x003E macro
Dr8180_core.c6435 inta = read_nic_dword(dev, ISR);// & priv->IntrMask;
6436 write_nic_dword(dev,ISR,inta); // reset int situation
/drivers/video/i810/
Di810_regs.h47 #define ISR 0x020AC macro
/drivers/media/common/
Dsaa7146_core.c301 ack_isr = isr = saa7146_read(dev, ISR); in interrupt_hw()
346 saa7146_write(dev, ISR, ack_isr); in interrupt_hw()
/drivers/atm/
Dfirestream.h295 #define ISR 0x64 macro
Dfirestream.c1567 status = read_fs (dev, ISR); in fs_irq()
1709 isr = read_fs (dev, ISR); in fs_init()
/drivers/gpu/drm/i915/
Di915_reg.h236 #define ISR 0x020ac macro
/drivers/net/wireless/ipw2x00/
DKconfig145 debug option enables debug on hot paths (e.g Tx, Rx, ISR) and
/drivers/char/pcmcia/
Dsynclink_cs.c284 #define ISR 0x3a macro
1242 isr = read_reg16(info, CHB + ISR); in mgslpc_isr()
1250 isr = read_reg16(info, CHA + ISR); in mgslpc_isr()
3319 read_reg16(info, CHA + ISR); /* clear pending IRQs */ in hdlc_mode()
3637 read_reg16(info, CHA + ISR); /* clear pending IRQs */ in async_mode()
/drivers/serial/
Dsc26xx.c223 isr = READ_SC(&up->port[0], ISR); in sc26xx_interrupt()
/drivers/i2c/busses/
Di2c-pxa.c48 #define ISR (0x18) macro
/drivers/net/wan/
Ddscc4.c271 #define ISR 0x58 macro
/drivers/scsi/aic7xxx/
Daic79xx.seq1870 * First instruction in an ISR cannot be a branch on