Home
last modified time | relevance | path

Searched refs:hid0 (Results 1 – 14 of 14) sorted by relevance

/arch/powerpc/platforms/powernv/
Dsubcore.c164 static void update_hid_in_slw(u64 hid0) in update_hid_in_slw() argument
172 opal_slw_set_reg(cpu_pir, SPRN_HID0, hid0); in update_hid_in_slw()
178 u64 hid0, mask; in unsplit_core() local
192 hid0 = mfspr(SPRN_HID0); in unsplit_core()
193 hid0 &= ~HID0_POWER8_DYNLPARDIS; in unsplit_core()
194 update_power8_hid0(hid0); in unsplit_core()
195 update_hid_in_slw(hid0); in unsplit_core()
214 u64 hid0; in split_core() local
229 hid0 = mfspr(SPRN_HID0); in split_core()
230 hid0 |= HID0_POWER8_DYNLPARDIS | split_parms[i].value; in split_core()
[all …]
/arch/powerpc/kernel/
Dpmc.c84 unsigned long hid0; in power4_enable_pmcs() local
86 hid0 = mfspr(SPRN_HID0); in power4_enable_pmcs()
87 hid0 |= 1UL << (63 - 20); in power4_enable_pmcs()
99 "isync" : "=&r" (hid0) : "i" (SPRN_HID0), "0" (hid0): in power4_enable_pmcs()
Dsysfs.c603 SYSFS_SPRSETUP(hid0, SPRN_HID0);
673 __ATTR(hid0, 0600, show_hid0, store_hid0),
/arch/powerpc/platforms/52xx/
Dmpc52xx_pm.c116 u32 msr, hid0; in mpc52xx_pm_enter() local
148 hid0 = mfspr(SPRN_HID0); in mpc52xx_pm_enter()
149 mtspr(SPRN_HID0, (hid0 & ~(HID0_DOZE | HID0_NAP | HID0_DPM)) | HID0_SLEEP); in mpc52xx_pm_enter()
165 mtspr(SPRN_HID0, hid0); in mpc52xx_pm_enter()
/arch/powerpc/platforms/cell/
Dras.c332 unsigned long hid0; in cbe_ras_init() local
338 hid0 = mfspr(SPRN_HID0); in cbe_ras_init()
339 hid0 |= HID0_CBE_THERM_INT_EN | HID0_CBE_THERM_WAKEUP | in cbe_ras_init()
341 mtspr(SPRN_HID0, hid0); in cbe_ras_init()
/arch/powerpc/kvm/
De500mc.c229 sregs->u.e.impl.fsl.hid0 = vcpu_e500->hid0; in kvmppc_core_get_sregs_e500mc()
250 vcpu_e500->hid0 = sregs->u.e.impl.fsl.hid0; in kvmppc_core_set_sregs_e500mc()
De500.c376 sregs->u.e.impl.fsl.hid0 = vcpu_e500->hid0; in kvmppc_core_get_sregs_e500()
398 vcpu_e500->hid0 = sregs->u.e.impl.fsl.hid0; in kvmppc_core_set_sregs_e500()
De500_emulate.c261 vcpu_e500->hid0 = spr_val; in kvmppc_core_emulate_mtspr_e500()
389 *spr_val = vcpu_e500->hid0; in kvmppc_core_emulate_mfspr_e500()
De500.h81 u32 hid0; member
Dbook3s_hv.c2781 unsigned long hid0 = mfspr(SPRN_HID0); in kvmppc_run_core() local
2783 hid0 |= cmd_bit | HID0_POWER8_DYNLPARDIS; in kvmppc_run_core()
2785 mtspr(SPRN_HID0, hid0); in kvmppc_run_core()
2788 hid0 = mfspr(SPRN_HID0); in kvmppc_run_core()
2789 if (hid0 & stat_bit) in kvmppc_run_core()
2872 unsigned long hid0 = mfspr(SPRN_HID0); in kvmppc_run_core() local
2875 hid0 &= ~HID0_POWER8_DYNLPARDIS; in kvmppc_run_core()
2878 mtspr(SPRN_HID0, hid0); in kvmppc_run_core()
2881 hid0 = mfspr(SPRN_HID0); in kvmppc_run_core()
2882 if (!(hid0 & stat_bit)) in kvmppc_run_core()
/arch/powerpc/mm/
Dpgtable-radix.c450 unsigned long hid0; in update_hid_for_radix() local
467 hid0 = mfspr(SPRN_HID0); in update_hid_for_radix()
468 hid0 |= HID0_POWER9_RADIX; in update_hid_for_radix()
469 mtspr(SPRN_HID0, hid0); in update_hid_for_radix()
Dhash_utils_64.c815 unsigned long hid0; in update_hid_for_hash() local
828 hid0 = mfspr(SPRN_HID0); in update_hid_for_hash()
829 hid0 &= ~HID0_POWER9_RADIX; in update_hid_for_hash()
830 mtspr(SPRN_HID0, hid0); in update_hid_for_hash()
/arch/powerpc/include/asm/
Dreg.h1404 static inline void update_power8_hid0(unsigned long hid0) in update_power8_hid0() argument
1411 asm volatile("sync; mtspr %0,%1; isync":: "i"(SPRN_HID0), "r"(hid0)); in update_power8_hid0()
/arch/powerpc/include/uapi/asm/
Dkvm.h199 __u32 hid0; member