Home
last modified time | relevance | path

Searched refs:latency (Results 1 – 25 of 136) sorted by relevance

123456

/arch/sh/lib/
Dmemcpy-sh4.S31 mov r4,r2 ! 5 MT (0 cycles latency)
33 mov.l @(r0,r5),r7 ! 21 LS (2 cycles latency)
40 3: mov.l @(r0,r5),r1 ! 21 LS (latency=2) ! NMLK
41 mov r7, r3 ! 5 MT (latency=0) ! RQPO
46 mov r1,r6 ! 5 MT (latency=0)
50 mov r1, r7 ! 5 MT (latency=0)
57 3: mov.l @(r0,r5),r1 ! 21 LS (latency=2) ! KLMN
58 mov r7,r3 ! 5 MT (latency=0) ! OPQR
64 mov r1,r6 ! 5 MT (latency=0)
67 mov r1,r7 ! 5 MT (latency=0)
[all …]
/arch/arm/boot/dts/
Dexynos5800.dtsi63 clock-latency-ns = <140000>;
68 clock-latency-ns = <140000>;
73 clock-latency-ns = <140000>;
78 clock-latency-ns = <140000>;
83 clock-latency-ns = <140000>;
115 clock-latency-ns = <140000>;
120 clock-latency-ns = <140000>;
125 clock-latency-ns = <140000>;
130 clock-latency-ns = <140000>;
Duniphier-pro5.dtsi46 clock-latency-ns = <300>;
50 clock-latency-ns = <300>;
54 clock-latency-ns = <300>;
58 clock-latency-ns = <300>;
62 clock-latency-ns = <300>;
66 clock-latency-ns = <300>;
70 clock-latency-ns = <300>;
74 clock-latency-ns = <300>;
78 clock-latency-ns = <300>;
82 clock-latency-ns = <300>;
[all …]
Dpxa27x.dtsi152 clock-latency-ns = <20>;
157 clock-latency-ns = <20>;
162 clock-latency-ns = <20>;
167 clock-latency-ns = <20>;
172 clock-latency-ns = <20>;
177 clock-latency-ns = <20>;
182 clock-latency-ns = <20>;
Dpxa25x.dtsi103 clock-latency-ns = <20>;
108 clock-latency-ns = <20>;
113 clock-latency-ns = <20>;
118 clock-latency-ns = <20>;
Dsun8i-a33.dtsi56 clock-latency-ns = <244144>; /* 8 32k periods */
62 clock-latency-ns = <244144>; /* 8 32k periods */
68 clock-latency-ns = <244144>; /* 8 32k periods */
74 clock-latency-ns = <244144>; /* 8 32k periods */
80 clock-latency-ns = <244144>; /* 8 32k periods */
86 clock-latency-ns = <244144>; /* 8 32k periods */
92 clock-latency-ns = <244144>; /* 8 32k periods */
98 clock-latency-ns = <244144>; /* 8 32k periods */
104 clock-latency-ns = <244144>; /* 8 32k periods */
110 clock-latency-ns = <244144>; /* 8 32k periods */
[all …]
Dexynos4412.dtsi80 clock-latency-ns = <200000>;
85 clock-latency-ns = <200000>;
90 clock-latency-ns = <200000>;
95 clock-latency-ns = <200000>;
100 clock-latency-ns = <200000>;
105 clock-latency-ns = <200000>;
110 clock-latency-ns = <200000>;
116 clock-latency-ns = <200000>;
121 clock-latency-ns = <200000>;
126 clock-latency-ns = <200000>;
[all …]
Duniphier-pxs2.dtsi66 clock-latency-ns = <300>;
70 clock-latency-ns = <300>;
74 clock-latency-ns = <300>;
78 clock-latency-ns = <300>;
82 clock-latency-ns = <300>;
86 clock-latency-ns = <300>;
90 clock-latency-ns = <300>;
94 clock-latency-ns = <300>;
Dexynos4412-prime.dtsi26 clock-latency-ns = <200000>;
31 clock-latency-ns = <200000>;
Dexynos5420.dtsi55 clock-latency-ns = <140000>;
60 clock-latency-ns = <140000>;
65 clock-latency-ns = <140000>;
70 clock-latency-ns = <140000>;
75 clock-latency-ns = <140000>;
80 clock-latency-ns = <140000>;
85 clock-latency-ns = <140000>;
90 clock-latency-ns = <140000>;
95 clock-latency-ns = <140000>;
100 clock-latency-ns = <140000>;
[all …]
Dexynos5250.dtsi83 clock-latency-ns = <140000>;
88 clock-latency-ns = <140000>;
93 clock-latency-ns = <140000>;
98 clock-latency-ns = <140000>;
103 clock-latency-ns = <140000>;
108 clock-latency-ns = <140000>;
113 clock-latency-ns = <140000>;
118 clock-latency-ns = <140000>;
123 clock-latency-ns = <140000>;
129 clock-latency-ns = <140000>;
[all …]
Dvf610.dtsi54 arm,data-latency = <3 3 3>;
55 arm,tag-latency = <2 2 2>;
Dzx296702.dtsi64 arm,data-latency = <1 1 1>;
65 arm,tag-latency = <1 1 1>;
Dtango4-smp8758.dtsi16 clock-latency = <1>;
/arch/cris/arch-v10/lib/
Ddram_init.S47 ; CAS latency = 2 && bus_width = 32 => 0x40
48 ; CAS latency = 3 && bus_width = 32 => 0x60
49 ; CAS latency = 2 && bus_width = 16 => 0x20
50 ; CAS latency = 3 && bus_width = 16 => 0x30
58 move.d 0x40, $r2 ; Assume 32 bits and CAS latency = 2
61 and.d 0x03, $r1 ; Get CAS latency
66 cmp.d 0x00, $r1 ; CAS latency = 2?
69 or.d 0x20, $r2 ; CAS latency = 3
73 cmp.d 0x01, $r1 ; CAS latency = 2?
76 or.d 0x20, $r2 ; CAS latency = 3
/arch/arm64/boot/dts/socionext/
Duniphier-ld20.dtsi87 clock-latency-ns = <300>;
91 clock-latency-ns = <300>;
95 clock-latency-ns = <300>;
99 clock-latency-ns = <300>;
103 clock-latency-ns = <300>;
107 clock-latency-ns = <300>;
111 clock-latency-ns = <300>;
115 clock-latency-ns = <300>;
125 clock-latency-ns = <300>;
129 clock-latency-ns = <300>;
[all …]
Duniphier-pxs3.dtsi82 clock-latency-ns = <300>;
86 clock-latency-ns = <300>;
90 clock-latency-ns = <300>;
94 clock-latency-ns = <300>;
98 clock-latency-ns = <300>;
102 clock-latency-ns = <300>;
106 clock-latency-ns = <300>;
110 clock-latency-ns = <300>;
Duniphier-ld11.dtsi58 clock-latency-ns = <300>;
62 clock-latency-ns = <300>;
66 clock-latency-ns = <300>;
70 clock-latency-ns = <300>;
74 clock-latency-ns = <300>;
78 clock-latency-ns = <300>;
82 clock-latency-ns = <300>;
/arch/cris/arch-v32/mach-fs/
Ddram_init.S37 ; CAS latency = 2 && bus_width = 32 => 0x40
38 ; CAS latency = 3 && bus_width = 32 => 0x60
39 ; CAS latency = 2 && bus_width = 16 => 0x20
40 ; CAS latency = 3 && bus_width = 16 => 0x30
47 move.d 0x40, $r4 ; Assume 32 bits and CAS latency = 2
49 and.d 0x07, $r1 ; Get CAS latency
/arch/arm/mach-omap2/
Dgpmc-onenand.c34 static unsigned latency; variable
106 reg |= (latency << ONENAND_SYS_CFG1_BRL_SHIFT) | in set_onenand_cfg()
227 latency = 8; in omap2_onenand_calc_sync_timings()
229 latency = 6; in omap2_onenand_calc_sync_timings()
231 latency = 3; in omap2_onenand_calc_sync_timings()
233 latency = 4; in omap2_onenand_calc_sync_timings()
259 dev_t.cyc_iaa = (latency + 1); in omap2_onenand_calc_sync_timings()
/arch/arm64/boot/dts/arm/
Djuno-r1.dts72 entry-latency-us = <300>;
73 exit-latency-us = <1200>;
81 entry-latency-us = <400>;
82 exit-latency-us = <1200>;
Djuno-r2.dts72 entry-latency-us = <300>;
73 exit-latency-us = <1200>;
81 entry-latency-us = <400>;
82 exit-latency-us = <1200>;
Djuno.dts71 entry-latency-us = <300>;
72 exit-latency-us = <1200>;
80 entry-latency-us = <400>;
81 exit-latency-us = <1200>;
/arch/blackfin/
DKconfig761 into L1 instruction memory. (less latency)
770 (less latency)
778 into L1 instruction memory. (less latency)
786 into L1 instruction memory. (less latency)
794 into L1 instruction memory. (less latency)
802 into L1 instruction memory. (less latency)
810 into L1 instruction memory. (less latency)
818 into L1 instruction memory. (less latency)
826 into L1 instruction memory. (less latency)
834 into L1 instruction memory. (less latency)
[all …]
/arch/mips/cavium-octeon/
DKconfig82 tristate "Module to measure interrupt latency using Octeon CIU Timer"
84 This driver is a module to measure interrupt latency using the

123456